

SILICON PROCESSING FOR THE VLSI ERA

Vol. 4 – Deep-Submicron Process Technology

DETAILED TABLE OF CONTENTS

PREFACE

Chap. 1 - THE EVOLUTION OF THE STRUCTURE OF MOSFETS 1

1.1 THE STRUCTURE OF DEEP-SUBMICRON MOSFETS: (0.25- μm to 0.13- μm) - COMPARED TO THE STRUCTURE OF “CONVENTIONAL” MOSFETS (2.0- μm to 0.5- μm)	2
1.1.1 Evolution of the MOSFET Gate Stack and Contact Structure	
1.1.2 Gate Dielectric Materials in Deep-Submicron MOSFETs	
1.1.3 Doping-Concentration Profiles of the MOSFET Channel	
1.1.4 Evolution of the Drain Structure of MOSFETs	
1.2 DEEP-SUBMICRON CMOS STRUCTURES	10
1.2.1 Substrate Issues for Deep-Submicron CMOS	
1.2.2 Well Formation in Deep-Submicron CMOS	
1.2.3 Dual-Doped Poly in Deep-Submicron CMOS	
1.2.4 Shallow Trench Isolation for Deep-Submicron CMOS	
1.2.5 Silicon-On-Insulator (SOI) Technology	
1.3 LIMITS TO CONVENTIONAL MOSFET SCALING	15
REFERENCES	16

Chap. 2 - 300-MM SILICON WAFERS 17

2.1 300-mm SILICON CRYSTAL GROWTH	17
2.2 GROWN-IN SILICON DEFECTS:	21
CRYSTAL-ORIGINATED-PARTICLES (COPS) & DISLOCATION LOOPS	
2.3 DETAILS OF THE FORMATION OF CRYSTAL-ORIGINATED-PARTICLES (COPS)	23
2.3.1 The Radial Distribution of Grown-In Defects on the Wafer Surface	
2.4 THE OXYGEN-STACKING-FAULT RING (OSF-RING)	26
2.5 MITIGATING EFFECTS OF COPS BY USE OF POST-CRYSTAL-GROWTH ANNEALING	27

© 2002 LATTICE PRESS Sunset Beach CA All Rights Reserved

2.6	ELIMINATION OF COPS WITH “PERFECT-SILICON”	29
2.7	MINIMIZING PERFORMANCE-DEGRADATION CAUSED BY COPS THROUGH THE USE OF HIGH-PULL-SPEED SILICON	30
2.8	GETTERING FOR ULSI PROCESSES	32
2.8.1	Basic Gettering Principles	
2.8.2	Extrinsic Gettering	
2.8.3	Intrinsic Gettering	
2.8.4	Gettering with Oxygen Precipitates	
2.8.5	Summary of Gettering	
2.9	STATUS OF SILICON WAFER TECHNOLOGY & FUTURE TRENDS	45
2.9.1	Epitaxy-Optimized Substrate (EOS) Wafers	
2.9.2	Comparing the Grown-In Defect Characteristics of the “New” Wafers	
2.9.3	Gettering Methods & Denuded Zone Formation Techniques Used with the “New” Wafers	
2.9.3.1	“Magic DeNuded Zone”	
2.10	FROM INGOT TO FINISHED WAFER: SLICING, ETCHING, & POLISHING	52
2.10.1	Ingot Evaluation	
2.10.2	Ingot Surface Grinding	
2.10.3	Grinding Flats or Notches on the Ingot for Orientation Purposes	
2.10.4	Sawing the Ingot into Slices (Wafers)	
2.10.5	Laser Marking the Wafers	
2.10.6	Lapping and Grinding the Wafers	
2.10.7	Removal of Surface Mechanical Damage by Chemical Etching	
2.10.8	Rounding the Wafer Edge (and Notch)	
2.10.9	Edge Polishing of the Wafers	
2.10.10	Chemical-Mechanical Polishing of the Wafers	
2.10.11	Cleaning the Wafers	
2.10.12	Depositing Epitaxial Silicon Layers on the Wafers	
2.10.13	Shipping 300-mm Wafers: Its Impact on the Evolution of Wafer Shipping Boxes	
2.11	SPECIFICATIONS OF SILICON WAFERS FOR VLSI	63
2.12	THE ECONOMICS OF SILICON WAFERS	66
	REFERENCES	69
	Chap. 3 - GATE DIELECTRICS: THIN GATE OXIDES	75
3.1	REQUIRED CHARACTERISTICS OF GATE DIELECTRICS FOR DEEP-SUBMICRON MOSFETS	76

3.2 THE STRUCTURE OF THERMALLY GROWN SiO ₂ AND THE PROPERTIES OF THE Si/SiO ₂ INTERFACE	80
3.2.1 The Microscopic Structure of Thermally Grown SiO ₂	
3.2.2 The Si/SiO ₂ Interface	
3.2.2.1 Interface Trap Charge	
3.2.2.2 Effect of Interface Traps on IC Characteristics	
3.2.2.3 Oxide Trapped Charge	
3.2.2.3 Effect of Oxide Trapped Charge on Device Characteristics	
3.3 DIELECTRIC BREAKDOWN IN SILICON DIOXIDE FILMS	90
3.3.1 Electron Trapping in Silicon Dioxide:	
3.3.2 The Electric-Field Driven Model of Oxide Degradation (<i>E</i> Model)	
3.3.3 The Current-Driven Model of Oxide Degradation (1/ <i>E</i> Model)	
3.3.4 The Hole-Trapping Model that Describes How Holes are Injected & Trapped in SiO ₂	
3.3.5 Comparing the Electric-Field Driven and Current Driven Oxide Breakdown Models	
3.3.6 Time to Breakdown (T _{BD}) and Charge to Breakdown (Q _{BD})	
3.4 LEAKAGE CURRENTS IN SiO ₂ FILMS (TUNNELING PHENOMENA)	99
3.4.1 Fowler-Nordheim (FN) Tunneling (Tunneling Into Silicon Dioxide)	
3.4.2 Direct Tunneling (Tunneling Through Silicon Dioxide)	
3.5 MODELS OF THIN OXIDE GROWTH	104
3.6 SINGLE-WAFER TECHNOLOGY OF THIN OXIDE GROWTH	109
3.6.1 Rapid Thermal Oxidation Tools	
3.6.2 Wet RTO Processes	
3.7 NITRIDED & FLUORINATED OXIDES AS GATE DIELECTRICS	112
3.7.1 Oxynitridation of Silicon in N ₂ O	
3.7.2 Oxynitridation of Oxides in N ₂ O or NO	
3.7.3 Fluorinated Gate Oxides	
3.8 PROJECTIONS OF THICKNESS LIMITS OF GATE OXIDES	121
3.8.1 Minimum Oxide Thickness Due to Defects and Tunneling	
3.8.2 Minimum Oxide Thickness: Stress Induced Leakage Current (SILC)	
3.8.3 Soft-Breakdown of Oxide Films	
3.8.4 Impact of Polysilicon Depletion	
3.8.5 Impact of Process Induced Damage	
3.8.6 Summary of Oxide Thickness Projections	
3.9 MEASURING THIN GATE OXIDES	135
3.10 MANUFACTURING THIN GATE OXIDES	137

- 3.10.1 Process Control Issues of Growing Ultra-Thin Gate Oxides
- 3.10.2 Thin Gate Dielectric Stacks Based on Silicon Dioxide

REFERENCES 139

Chap. 4 - HIGH-*k* DIELECTRICS 145

- 4.1 HIGH-*k* DIELECTRICS AS THE GATE DIELECTRIC IN MOSFETS 145
 - 4.1.1 Integrating High-*k* Dielectrics into MOSFET Structures:
- 4.2 HIGH-*k* DIELECTRICS AS THE CAPACITOR DIELECTRIC IN DRAMS 150
- 4.3 HIGH-*k* DIELECTRICS FOR FeRAM APPLICATIONS 154
- 4.4 TANTALUM PENTOXIDE (Ta_2O_5) 154
 - 4.4.1 Tantalum Pentoxide as a DRAM Capacitor Dielectric
 - 4.4.2 Tantalum Pentoxide as a MOSFET Gate Dielectric
- 4.5 BARIUM STRONTIUM TITANATE (BST) 162
 - AS A DRAM CAPACITOR DIELECTRIC
 - 4.5.1 Deposition of BST Films by CVD
 - 4.5.2 Microstructure Effects on the Electrical Properties of BST
 - 4.5.3 BST Integration Issues
- 4.6 USE OF OTHER HIGH-*k* MATERIALS AS GATE DIELECTRICS 169
 - 4.6.1 Atomic Layer Deposition for Depositing Thin High-*k* Dielectric Films
 - 4.6.2 Aluminum Oxide (Al_2O_3) as a Gate Dielectric
 - 4.6.3 Zirconium Oxide (ZrO_2) as a Gate Dielectric
 - 4.6.4 Hafnium Oxide (HfO_2) as a Gate Dielectric
 - 4.6.5 Praseodymium Oxide (Pr_2O_3) as a High-*k* Gate Dielectric

REFERENCES 177

Chap. 5 - THE STRUCTURE OF DEEP-SUBMICRON MOSFETS: 181

- 5.1 WELL-FORMATION IN DEEP-SUBMICRON CMOS 181
 - 5.1.1 Retrograde-Wells for Deep Submicron CMOS
 - 5.1.2 Process Integration Issues Involving the Use of Retrograde-Wells
- 5.2 SUPERSTEEP RETROGRADE CHANNEL (SSR) PROFILES 191
 - 5.2.1 Fabricating SSR Profiles for Sub-0.1 μm MOSFETs
- 5.3 SOURCE/DRAIN ENGINEERING IN DEEP-SUBMICRON CMOS 195
 - 5.3.1 Parasitic Resistance of Deep-Submicron Source/Drains
 - 5.3.1.1 Physical Meaning of R_{ac} , R_{sp} , and R_{SDE}

5.3.1.2 Comparing the Resistance of the SDE Region ($R_{sp} + R_{SDE}$) to R_{sat}	
5.3.1.3 Parasitic Resistance of the Deep Contact Region of the Drain R_{co}	
5.3.2 MOSFETs with Elevated Source/Drains	
5.3.3 Shallow-Junction Formation for Deep-Submicron Source/Drains	
5.3.3.1 Ultra-Low-Energy Implants	
5.3.3.2 Transient-Enhanced Diffusion	
5.3.3.3 Rapid Thermal Annealing of Shallow Junctions	
5.3.3.4 Dopant Loss for Sub-keV Implants from Self-Sputtering, Out Diffusion, and Surface Oxide	
5.3.4 Effect of the Overlap of the SDE Region and Gate Edge on MOSFET Performance	
5.3.5 SDE Junction Lateral Abruptness	
5.4 ANTI-PUNCHTHROUGH STRUCTURES IN DEEP-SUBMICRON CMOS	219
REFERENCES	223
Chap. 6 - ADVANCED LITHOGRAPHY I: DEEP-SUBMICRON RESISTS	227
6.1 CHEMICALLY-AMPLIFIED DEEP-UV RESISTS FOR OPTICAL LITHOGRAPHY	227
6.1.1 248-nm Photoresists	
6.1.1.1 Amine-Contamination of DUV CA Resists	
6.1.1.2 Current State of 248-nm Resist Technology	
6.1.2 193-nm DUV Photoresists	
6.1.2.1 Problems of 193-nm Resists	
6.1.3 157-nm DUV Photoresists	
6.2 ANTI-REFLECTIVE COATING (ARCs)	244
6.2.1 Organic BARCs	
6.2.2 Inorganic Dielectric BARCs	
6.2.3 PVD-Deposited BARCs	
6.2.4 BARCs for Dual-Damascene Applications	
6.3 PHOTORESIST PROCESSING SYSTEMS	251
REFERENCES	257
Chap. 7 - ADVANCED LITHOGRAPHY II: OPTICS AND HARDWARE	259
7.1 EXCIMER LASER DEEP-UV LIGHT SOURCES	259
7.1.1 KrF Excimer Lasers	

7.1.2 ArF Excimer Lasers	
7.1.3 F ₂ Excimer Lasers	
7.2 EXPOSURE TOOLS For DUV LITHOGRAPHY	265
7.2.1 Exposure Tools for 248-nm Lithography	
7.2.2 Exposure Tools for 193-nm Lithography	
7.2.3 Exposure Tools for 157-nm Lithography	
7.2.4 Calcium Fluoride Optical Elements for DUV Lithography	
7.2.5 300-mm Lithography Tools	
7.2.6 Mix-an-Match Lithography	
7.3 RESOLUTION ENHANCEMENT TECHNOLOGIES (RETs)	274
7.3.1 Off-Axis Illumination	
7.3.2 Optical Proximity Correction (OPC)	
7.3.3 Phase Shift Masks (PSM)	
7.4 MASK ERROR FACTOR (MEF, or MEEF)	292
7.5 EXTENDING THE LIMITS OF OPTICAL LITHOGRAPHY	296
7.6 NON-OPTICAL (or NEXT GENERATION) LITHOGRAPHIC TECHNOLOGIES (NGL)	301
7.6.1 Extreme Ultra-Violet Reflective Projection Lithography (EUV)	
7.6.2 Electron Beam Projection Lithography (SCALPEL and PREVAIL)	
REFERENCES	309
Chap. 8 - CHEMICAL MECHANICAL POLISHING (CMP)	313
8.1 TERMINOLOGY AND EVOLUTION OF PLANARIZATION PROCESSES FOR ICS	313
8.1.1 Defining the Degree of Planarization	
8.1.2 The Need for Dielectric Planarization:	
8.1.3 Design Rules Related to Intermetal Dielectric-Formation and Planarization Processes	
8.1.4 Step-Height Reduction of Underlying Topography as a Technique to Alleviate the Need for Planarization	
8.1.5 Planarization through Sacrificial-Layer Etchback	
8.1.5.1 Sacrificial-Etchback Process Problems	
8.2 INTRODUCTION TO CHEMICAL MECHANICAL POLISHING (CMP)	322
8.3 THE TERMINOLOGY USED TO CHARACTERIZE CMP PROCESSES	325
8.3.1 CMP Removal Rate (RR)	

8.3.2	The Degree of Planarization (DOP)	
8.3.3	Within-Die Non-Uniformity (WIDNU)	
8.3.4	Within-Wafer Non-Uniformity (WIWNU)	
8.3.5	Wafer-to-Wafer Non-Uniformity (WTWNU)	
8.3.6	Efficiency of Planarization (EOP)	
8.4	THE HISTORY OF CMP	333
8.5	MODELING THE MECHANISMS OF CMP	335
8.5.1	The Mechanical Aspects of Silicon Dioxide Removal by CMP: (Preston's Law)	
8.5.1.1	Model of WIWNU Effects in Rotary CMP Tools Based on Preston's Law	
8.5.2	Models Which Describe Factors that Impact Oxide RR in CMP Through the Preston Constant	
8.5.2.1	Impact on the Oxide RR from the Electrochemical Interactions Between the Slurry Particles and the Oxide Surface	
8.5.2.2	Dependence of Oxide RR in CMP on Dielectric Hardness	
8.5.3	Models Which Describe Chemical-Mechanical Phenomena that Give Rise to Planarization Phenomena Associated with CMP of Oxides	
8.5.3.1	Model of the Mechanism That Produces Planarization of Steps in Oxide CMP	
8.5.3.2	Pattern Dependence of the Planarization Rate in CMP Processes	
8.5.4	Metal-CMP Mechanisms	
8.6	CMP EQUIPMENT	352
8.6.1	CMP Polishing Tools:	
8.6.1.1	CMP Polishing Tool Configurations	
8.6.1.2	Rotary CMP Tools:	
8.6.1.3	Orbital CMP Tools	
8.6.1.4	Linear CMP Tools	
8.6.1.5	Fixed Table CMP Tools	
8.6.1.6	300-mm CMP Tools	
8.6.2	Wafer-Carriers in CMP Polishing Tools (and the CMP Edge Effect)	
8.6.2.1	CMP Edge-Effect	
8.6.3	CMP Consumables (Slurries):	
8.6.3.1	Slurries for Oxide-CMP	
8.6.3.2	Slurries for Metal-CMP	
8.6.3.3	Multi-Step Slurries	
8.6.4	Slurry-Distribution Systems	
8.6.5	Environmental, Safety, and Handling Issues of CMP Slurries	
8.6.6	CMP Consumables (Polishing-Pads)	

8.6.7 Pad-Conditioners	
8.6.8 Slurry-Free Pads	
8.6.9 Endpoint-Detection in CMP	
8.7 CLEANING ISSUES IN CMP	392
8.7.1 Mechanisms of Particle Adhesion and Removal from Surfaces	
8.7.1.1 Electrical Repulsion of the Particle and the Wafer Surface	
8.7.1.2 Chemically Assisted Particle Removal	
8.7.1.3 Mechanically Assisted Particle Removal	
8.7.1.4 Steric Stabilization for Suspending Particles in a Solution	
8.7.2 Practical Particle Removal Processes: Brush Scrubbing	
8.7.2.1 Brush Scrubbing to Remove Particles in Post-Oxide-CMP Processes	
8.7.2.2 Brush Scrubbing to Remove Particles in Post Metal-CMP Processes	
8.7.3 Vibrational Scrubbing to Remove Particles (Megasonic)	
8.7.4 Secondary (or Buff) Polish Procedure as a CMP Cleaning Step	
8.7.5 Post-CMP Cleaning of Metallic Contaminants	
8.7.6 CMP Cleaning Equipment	
8.8 CMP METROLOGY	407
8.8.1 Detection of Defects Associated with the CMP Process	
8.9 CMP POLISHER TOOL RELIABILITY	411
8.10 CMP SYSTEMS AND PROCESS INTEGRATION	412
8.11 CMP OF VARIOUS MATERIALS	413
8.11.1 CMP of Oxide Interlevel & Intermetal Dielectrics (ILDs & IMDs)	
8.11.2 CMP of Tungsten	
8.11.3 CMP of Copper	
8.11.4 CMP of Aluminum	
8.11.5 CMP of Polysilicon	
8.11.6 CMP of Photoresist	
8.11.7 CMP of Low- <i>k</i> Dielectrics	
8.12 MISCELLANEOUS ISSUES CMP	421
8.12.1 Dishing and Erosion	
8.12.2 Thickness Non-Uniformity Within a Wafer After CMP	
REFERENCES	428
Chap. 9 - SHALLOW TRENCH ISOLATION (STI)	433
9.1 EARLY SHALLOW TRENCH ISOLATION STRUCTURES	435
9.2 STI-ENABLING PROCESSES	438

9.3 SHALLOW TRENCH ISOLATION FOR CMOS	439
9.4 DETAILS OF THE PROCESS FLOW TO FORM A BASELINE SHALLOW-TRENCH-ISOLATION (STI) STRUCTURE	446
9.5 ISSUES INVOLVED WITH STI PROCESS INTEGRATION	455
9.5.1 Issues Involved With Etching Trenches for STI	
9.5.2 Corner-Rounding Techniques in STI Structures	
9.5.3 Trench-Fill Dielectrics for STI	
9.5.4 Dishing Problem Associated with the CMP of STI Trench Dielectrics.	
9.5.5 Corner Engineering and Its Effects on MOSFET TURN-OFF Characteristics of MOSFETs Fabricated with STI	
REFERENCES	472
Chap. 10 - SILICON-GERMANIUM (Si-Ge) TECHNOLOGY	475
FOR HIGH-PERFORMANCE TELECOMMUNICATIONS ICs	
10.1 INTRODUCTION TO HETEROJUNCTION BIPOLAR TRANSISTORS	475
10.2 HETEROJUNCTION BIPOLAR TRANSISTORS WITH LARGE-BANDGAP EMITTERS	480
10.3 HETEROJUNCTION BIPOLAR TRANSISTORS WITH SMALLER BANDGAP BASE REGIONS (Si-Ge BASE)	482
10.4 PROCESS TECHNOLOGY FOR FABRICATING SI-GE HBTS	484
10.5 PROCESS INTEGRATION ISSUES FOR BiCMOS TECHNOLOGY WITH Si-Ge HBT	486
10.6 HIGH-QUALITY SI-GE EPITAXIAL FILM GROWTH ON PATTERNED WAFERS	491
10.7 THERMAL STABILITY PROCESS INTEGRATION ISSUES	492
10.8 COMPATIBILITY WITH ION IMPLANTATION PROCESSES	492
10.9 COMPATIBILITY WITH THERMAL OXIDATION PROCESSES	493
10.10 VERTICAL SCALING OF Si:Ge HBTS	493
10.11 BASE-DURING-GATE AND BASE-AFTER-GATE BiCMOS PROCESS FLOWS	495
10.12 EXAMPLES OF THE MODULAR INTEGRATION OF Si-Ge HBTS INTO A BiCMOS PROCESS FLOW	497
REFERENCES	499

Chap. 11 - SILICON-ON-INSULATOR (SOI) TECHNOLOGY 501

11.1 WHAT IS SILICON-ON-INSULATOR (SOI)?	501
--	-----

11.1.1 Isolation Issues in CMOS in Bulk Silicon	
11.1.2 Isolation in SOI CMOS	
11.2 THE “END OF THE ROAD FOR BULK CMOS” SCENARIO PREDICTED BY THE 1999 INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS	505
11.2.1 Source/Drain Junction Scaling	
11.2.2 Dopant Activation in Shallow Source/Drain Junctions	
11.2.3 Doping Profile Abruptness in Shallow Source/Drain Junctions	
11.3 WHY SOI?	510
11.3.1 The Path of Using SOI May Allow Extension of the ITRS Roadmap	
11.4 HISTORY OF SILICON-ON-INSULATOR (SOI) TECHNOLOGY	516
11.5 SILICON-ON-INSULATOR DEVICES	518
11.5.1 Partially-Depleted Thin SOI MOSFETs (PD-SOIs)	
11.5.2 Fully-Depleted Thin SOI MOSFETs (FD-SOIs)	
11.5.3 Process Technologies Used to Fabricate Fully-Depleted SOI Devices	
11.5.3.1 FD-SOI: Thinning Si-SOI Surface Layer by Thermal Oxidation	
11.5.3.2 FD-SOI Fabrication by LOCOS Recess of the MOSFET Channel Region	
11.6 FABRICATION TECHNOLOGIES USED TO PRODUCE SOI- STARTING-WAFERS	527
11.6.1 Silicon-on-Sapphire (SOS)	
11.6.2 SOI by Separation by Implanted Oxygen (SIMOX)	
11.6.2.1 High-Dose SIMOX	
11.6.2.2 Low-Dose SIMOX	
11.6.3 Wafer Bonding	
11.6.3.1 Bond and Etch-back SOI (BESOI)	
11.6.3.2 Hydrogen-Implantation-Induced Layer Splitting to Create SOI Substrates (SMART-CUT [®])	
11.6.3.3 NANOCLEAVE [®] Wafer Bonding SOI	
11.6.3.4 ELTRAN [®] Wafer Bonded SOI	
11.7 LATERAL ISOLATION IN SOI	550
11.8 SOI PRODUCT EVOLUTION	556
11.9 PROBLEMS ASSOCIATED WITH SOI	559
11.9.1 Floating Body Effects in Partially-Depleted SOI MOSFETs	
11.9.1.1 Kink Effect in Partially Depleted SOI NMOSFETs	
11.9.1.2 Transient I_D Effects	
11.9.1.3 Effect of Building Partially Depleted SOI MOSFETs Without Body Contacts	
11.9.2 Short-Channel Effects in SOI MOSFETs	

11.9.3 Self-Heating Effects in SOI MOSFETs	
11.9.4 Reliability Issues of SOI	
REFERENCES	568
Chap. 12 - MULTILEVEL INTERCONNECTS FOR ULSI	573
12.1 EVOLUTION OF THE STRUCTURE AND MATERIALS USED IN IC INTERCONNECTS	575
12.1.1 Single-Level Metal Interconnects in Early ICs	
12.1.2 Double-Level Metal Interconnects in Early Bipolar ICs	
12.1.3 Double-Level Metal Interconnects in CMOS ICs (Partial Planarization of the ILD)	
12.1.4 Three-Level Metal Interconnects in CMOS ICs (CMP of the ILD & W-Plugs)	
12.1.4.1 Problems of W-plug/Al-line Interconnect Structures	
12.1.5 Dual Damascene Cu/Low- k Interconnects	
12.1.6 Other Geometrical Aspects of Multilevel ULSI Interconnects	
12.2 PERFORMANCE REQUIREMENTS OF ULSI INTERCONNECT SYSTEMS	586
12.2.1 Propagation Delays in ULSI Multilevel Interconnects	
12.2.1.1 Case When the k -Value of the ILD is Constant Throughout the Interconnect System	
12.2.1.2 Case When the k -Values of the Interlevel and Intralevel ILD are Different	
12.2.1.3 Minimizing the RC Delay in the Local Interconnect Region	
12.2.1.4 Minimizing the RC Delay in the Global Interconnect Regions	
12.2.2 Power Dissipation Issues in ULSI Interconnects	
12.2.3 Crosstalk in ULSI Interconnects	
12.2.4 Contact Resistance in ULSI Interconnects	
12.2.5 Electrostatic Discharge Protection Issues of Interconnects	
12.3 SUMMARY OF USLI INTERCONNECT ISSUES AND FUTURE TRENDS	599
REFERENCES	601
Chap. 13 - POLYCIDES AND SALICIDES OF $TiSi_2$, $CoSi_2$ AND $NiSi$	603
13.1 POLYCIDES AND SALICIDES	603
13.2 POLYCIDES FABRICATED BY CVD OF TUNGSTEN SILICIDE (WSi_x)	605
13.3 SALICIDE (SELF-ALIGNED SILICIDE) STRUCTURES	608

13.4 THE EFFECTS OF SALICIDES ON MOSFET PERFORMANCE	612
13.5 SALICIDES FORMED WITH TITANIUM SILICIDE (TiSi ₂)	614
13.5.1 Reaction Kinetics of TiSi ₂ Formation (and the Problem of <i>Bridging</i>)	
13.5.2 The TiSi ₂ Narrow-Line Effect	
13.5.3 Proposed Process Modifications to Mitigate the TiSi ₂ Narrow-Line Effect	
13.5.4 Junction Dopant Redistribution and Silicon Consumption During TiSi ₂ Formation	
13.6 SALICIDES FORMED WITH COBALT SILICIDE (CoSi ₂)	624
13.6.1 Advantages and Drawbacks of Cobalt Salicides	
13.6.2 Details of the Cobalt Salicide Fabrication Process	
13.6.3 Diode Leakage Issues Involving Cobalt Salicides	
13.6.4 Sensitivity of Cobalt Salicide Films to Degradation by Oxygen Ambients: TiN Capping of Cobalt Salicide Films	
13.7 EPITAXIAL CoSi ₂	630
13.8 CoSi ₂ AS A SOURCE/DRAIN DIFFUSION SOURCE	631
13.9 NICKEL SILICIDE FILMS FOR SALICIDE APPLICATIONS	634
REFERENCES	635

Chap. 14 - LOW-*k* DIELECTRICS **639**

14.1 INTRODUCTION TO LOW- <i>k</i> DIELECTRICS	635
14.1.1 Spin-On versus CVD Methods for Forming Low- <i>k</i> Dielectrics	
14.1.2 Silicon-Based versus Carbon-Based Low- <i>k</i> Dielectrics	
14.1.3 Status of Low- <i>k</i> Dielectrics in 2000	
14.2 DESIRED CHARACTERISTICS OF LOW- <i>k</i> DIELECTRIC FILMS	646
14.3 GENERAL PROCESS INTEGRATION ISSUES INVOLVING LOW- <i>k</i> FILMS	648
14.4 FIRST GENERATION LOW- <i>k</i> DIELECTRICS ($2.8 < k < 3.5$)	650
14.4.1 Hydrogen Silsesquioxanes (HSQ)	
14.4.2 Spin-On Methyl Silsesquioxanes (MSQ)	
14.4.3 Fluorinated Silicate Glass (FSG) Films	
14.5 SECOND-GENERATION LOW- <i>k</i> DIELECTRICS ($2.5 < k < 2.8$)	655
14.5.1 2 nd -Generation Spin-On-Dielectrics: ($2.5 < k < 2.8$)	
14.5.2 2 nd -Generation CVD-Dielectrics: ($2.5 < k < 2.8$)	
14.5.2.1 2 nd Generation Low- <i>k</i> CVD-Films: Organo-Silicate Glasses	
14.5.2.2 2 nd Generation Low- <i>k</i> CVD-Films: <i>FlowFill</i> CVD Films	

14.5.2.3 2 nd Generation Low- <i>k</i> CVD-Films: Black Diamond & Coral CVD Films	
14.5.2.4 2 nd Generation Low- <i>k</i> CVD-Films: Parylene CVD Films	
14.6 ULTRA-LOW- <i>k</i> DIELECTRICS: (<i>k</i> < 2.3)	663
REFERENCES	669
Chap. 15 - DUAL-DAMASCENE INTERCONNECTS	671
15.1 DAMASCENE VERSUS SUBTRACTIVE INTERCONNECT STRUCTURES	671
15.2 DAMASCENE INTERCONNECTS AS ALTERNATIVE DEEP-SUBMICRON INTERCONNECTS	672
15.3 SINGLE-DAMASCENE INTERCONNECT STRUCTURES	
15.4 INTRODUCTION TO DUAL-DAMASCENE INTERCONNECT PROCESSES	674
15.5 THE THREE DUAL-DAMASCENE PROCESS SEQUENCES	676
15.6 THE EVOLUTION OF DUAL-DAMASCENE FROM SiO ₂ TO LOW- <i>k</i> DIELECTRIC STACKS	679
15.7 TRENCH-FIRST DUAL-DAMASCENE PROCESS FLOW	683
15.8 VIA-FIRST DUAL-DAMASCENE PROCESS FLOW WITH AN SiO ₂ DIELECTRIC STACK	685
15.9 PROCESS INTEGRATION ISSUES OF THE VIA-FIRST DUAL-DAMASCENE PROCESS FLOW WITH A LOW- <i>k</i> -DIELECTRIC STACK	687
15.9.1 Via-First-Damascene Integration Issues: Lithography	
15.9.1.1 Via-Patterning Lithography Issues	
15.9.1.2 Trench-Patterning Lithography Issues – DUV Resist Poisoning	
15.9.1.3 Trench-Patterning Lithography Issues – Trench CD Control Issues	
15.9.1.4 Trench-Patterning Lithography Issues – BARC Veils	
15.9.1.5 Bi-Layer Resist Process	
15.9.2 Via-First-Damascene Integration Issues: Dielectric Etching	
15.9.2.1 Via-Etching for Low- <i>k</i> Processes	
15.9.2.1 Trench-Etching	
15.9.2.1 Etching the SiN Barrier at the Bottom of Vias	
15.9.3 Via-First-Damascene Integration Issues: Resist Stripping	
15.9.4 Via-First-Damascene Integration Issues: Cleaning	
15.9.4.1 Post-Dielectric-Etch-and-Strip Residue-Removal	
15.9.4.2 Pre-Metal-Deposition Clean	

15.9.4.3 Post-CMP Clean	
15.9.4.4 Clean of Top-Surface of Cu Prior to Diffusion-Barrier-SiN-Deposition Process	
15.9.4.5 Supercritical Fluids as Wafer Cleaners	
15.10 VIA-FIRST DUAL-DAMASCENE DIELECTRIC STACK WITH NO EMBEDDED ETCH-STOP LAYER	708
15.11 PROCESS INTEGRATION ISSUES OF DUAL-DAMASCENE DIELECTRIC STACK WITH ULTRALOW- <i>k</i> DIELECTRICS	708
REFERENCES	709

Chap. 16 – COPPER INTERCONNECT PROCESS TECHNOLOGY 711

16.1 WHY COPPER FOR DEEP-SUBMICRON IC INTERCONNECTS?	712
16.1.1 The Advantages of Copper Interconnects	
16.1.2 Technological Challenges of Using Copper Interconnects	
16.2 OVERVIEW OF COPPER PROCESS TECHNOLOGY	723
16.2.1 The Transition from Aluminum to Copper Interconnects	
16.2.2 The Key Goal of Depositing Copper into Damascene Recesses	
16.3 BARRIER LAYERS FOR COPPER INTERCONNECTS	728
16.3.1 The Impact of the Barrier-Layer Deposition Process on the Filling of Damascene Recesses with Copper	
16.3.2 Introduction to the Technology of Depositing Barrier-Layers for Cu Interconnects	
16.3.3 Ionized Magnetron Sputter Deposition	
16.3.4 Hollow-Cathode Magnetron Sputtering Source	
16.3.5 Self-Ionized-Plasma Sputtering Source	
16.3.6 Material Properties of Tantalum and Refining Tantalum Metal For Semiconductor Applications	
16.3.6.1 Material Properties of Tantalum	
16.3.6.2 Refining and Forming Tantalum Metal For Sputtering Targets	
16.3.6.3 The Properties of Tantalum (and TaN & TaSiN) as Cu-Barrier Layers	
16.3.7 Other Candidate Materials for Cu-Barrier Layers	
16.4 SEED-LAYER TECHNOLOGY FOR COPPER INTERCONNECTS	740
16.5 COPPER INTERCONNECT FILM DEPOSITION	747
16.5.1 Electrolytic-Plating of Copper	
16.5.2 Filling High-Aspect-Ratio Recesses Without Voids Using a Cu Electrolytic Electroplating Process	
16.5.2.1 The Electroplating Process Sequence	

CONTENTS

xxi

16.5.2.2 Additives in Plating Baths for Damascene Cu Interconnects	
16.5.2.3 Models of How Additives in Plating Baths Impact “Bottom-Up” Filling	
16.5.2.4 Electroplating Bath Control	
16.5.2.5 Pulsed Plating	
16.5.2.6 Copper Thickness Variation Within a Wafer After Electroplating	
16.5.3 Post-Electroplating Cu Annealing and Recrystallization	
16.5.4 Electrochemical Mechanical Deposition (ECMD™)	
16.5.5 Electroless-Plating of Copper	
16.5.6 CVD of Copper	
16.6 WET-CHEMICAL ETCHING AND ELECTROPOLISHING COPPER	775
16.7 CONTAMINATION CONTROL IN COPPER TECHNOLOGY	778
16.7.1 Sources of Copper Cross-Contamination in a Wafer Fab	
16.7.2 Effects of Copper-Cross Contamination at the Back-End-of-Line (BEOL)	
16.7.3 Cu Removal from the Wafer Bevel/Edge and Backside	
16.8 RELIABILITY OF COPPER INTERCONNECTS	784
16.8.1 Reliability of Copper Interconnects: “Missing-Metal” Defects	
16.8.2 Reliability of Copper Interconnects: Plated vs. CVD Cu Films	
16.9 ENVIRONMENTAL, HEALTH, & SAFETY ISSUES OF CU TECHNOLOGY	787
16.9.1 Copper Waste Handling	
16.9.1.1 Handling Concentrated Waste from Plating and Wafer Reclaim	
16.9.1.2 Handling Copper CMP Effluents	
REFERENCES	789
INDEX	795