;ILICON PROCESSING FOR THE VLSI ERA
'ol. 2 – Process Integration

)ETAILED TABLE OF CONTENTS

REFACE

hap. 1 - PROCESS INTEGRATION FOR VLSI AND ULSI 1

1 PROCESS INTEGRATION 5

1.1.1 Process Sequence Used to Fabricate an Integrated-Circuit MOS Capacitor, 5
1.1.2 Specifying a Process Sequence, 6
1.1.3 Levels of Process Integration Tasks, 7

2 PROCESS-DEVELOPMENT & PROCESS-INTEGRATION ISSUES 8

:FERENCES 11

HAP. 2 - ISOLATION TECHNOLOGIES FOR INTEGRATED CIRCUITS 12

1 BASIC ISOLATION PROCESSES FOR BIPOLAR ICs 13

2.1.1 Junction Isolation, 13
2.1.1.1 Junction Isolation in the SBC Process
2.1.1.2 Collector-Diffusion Isolation

2 BASIC ISOLATION PROCESS FOR MOS ICs (LOCOS Isolation) 17

2.2.1 Punchthrough Prevention between Adjacent Devices in MOS Circuits, 20
2.2.2 Details of the Semirecessed Oxide LOCOS Process, 20
2.2.2.1 Pad-Oxide Layer.
2.2.2.2 CVD of Silicon Nitride Layer.
2.2.2.3 Mask and Etch Pad-Oxide/Nitride Layer to Define Active Regions.
2.2.2.4 Channel-Stop Implant.
2.2.2.5 Problems Arising from the Channel-Stop Implants.
2.2.2.6 Grow Field Oxide.
2.2.2.7

1990 LATTICE PRESS Sunset Beach CA All Rights Reserved

2.2.2.7 Strip the Masking Nitride/Pad-Oxide Layer.
2.2.2.8 Regrow Sacrificial Pad Oxide and Strip (Kooi Effect).
2.2.3 Limitations of Conventional Semi-Recessed Oxide LOCOS for Small-Geometry ICs, 2

3 FULLY RECESSED OXIDE LOCOS PROCESSES 28

2.3.1 Modeling the LOCOS Process, 31

4 ADVANCED SEMIRECESSED OXIDE LOCOS ISOLATION PROCESSES 31

2.4.1 Etched-Back LOCOS, 31
2.4.2 Polybuffered LOCOS, 32
2.4.3 SILO (Sealed-Interface Local Oxidation), 33
2.4.4 Laterally Sealed LOCOS Isolation, 35
2.4.5 Bird's Beak Suppression in LOCOS by Mask-Stack Engineering, 38
2.4.6 Planarized SILO with High-Energy Channel-Stop Implant, 38

5 ADVANCED FULLY RECESSED OXIDE LOCOS ISOLATION PROCESSES 39

2.5.1 SWAMI (Sidewall-Masked Isolation Technique), 39
2.5.2 SPOT (Self-Aligned Planar-Oxidation Technology), 41
2.5.3 FUROX (Fully Recessed Oxide), 41
2.5.4 OSELO II, 43

6 NON-LOCOS ISOLATION TECHNOLOGIES I:
(TRENCH ETCH AND REFILL) 45

2.6.1 Shallow Trench and Refill Isolation, 45
2.6.1.1 BOX Isolation.
2.6.1.2 Modifications to Improve BOX Isolation.
2.6.2 Moderate-Depth Trench and Refill Isolation, 48
2.6.2.1 U-Groove Isolation.
2.6.2.2 Toshiba Moderate-Depth Trench Isolation for CMOS.
2.6.3 Deep, Narrow Trench and Refill, 51
2.6.3.1 Reactive Ion Etching of the Substrate.
2.6.3.2 Refilling the Trench.
2.6.3.3 Planarization after Refill.

7 NON-LOCOS ISOLATION TECHNOLOGIES, II:
SELECTIVE EPITAXIAL GROWTH (SEG) 58

2.7.1 Refill by SEG of Windows Cut into Surface Oxide, 59

1990 LATTICE PRESS Sunset Beach CA All Rights Reserved

2.7.2 Simultaneous Single-Crystal/Poly Deposition (SSPD), 60
2.7.3 Etching of Silicon Trenches and Refilling with SEG to Form Active Device Regions, 61
2.7.4 Selective-Epitaxial-Layer Field Oxidation (SELFOX), 61
2.7.5 SEG Refill of Trenches (as an Alternative to Poly Refill), 62
2.7.6 Epitaxial Lateral Overgrowth (ELO), 62

8 MISCELLANEOUS NON-LOCOS ISOLATION TECHNOLOGIES 63

2.8.1 Field-Shield Isolation, 63
2.8.2 Buried Insulator between Source/Drain Polysilicon (BIPS), 64

9 SUMMARY: CANDIDATE ISOLATION TECHNOLOGIES FOR SUBMICRON DEVICES 65

2.9.1 Basic Requirements of VLSI and ULSI Isolation Technologies, 65
2.9.2 The Need for Planarity, 65
2.9.3 How the Various Isolation Technologies Meet the Requirements, 66

10 SILICON-ON-INSULATOR (SOI) ISOLATION TECHNOLOGIES 66

2.10.1 Dielectric Isolation, 67
2.10.2 Wafer Bonding, 70
2.10.3 Silicon-on-Sapphire (SOS), 72
2.10.4 Separation by Implanted Oxygen (SIMOX), 72
2.10.5 Zone-Melting Recrystallization (ZMR), 75
2.10.6 Full Isolation by Porous Oxidized Silicon (FIPOS), 76
2.10.7 Novel SOI CMOS Processes with Selective Oxidation & Selective Epitaxial Growth,

EFERENCES 79

HAP. 3 - CONTACT TECHNOLOGY & LOCAL INTERCONNECTS FOR VLSI 84

1 THE ROLE OF CONTACT STRUCTURES IN DEVICE & CIRCUIT BEHAVIOR 84

3.1.1 Contact Structures in Planar MOSFETs and Bipolar Transistors, 85

2 THEORY OF METAL-SEMICONDUCTOR CONTACTS 87

3 EXTRACTING VALUE OF SPECIFIC CONTACT RESISTIVITY FROM MEASUREMENTS 91

1990 LATTICE PRESS Sunset Beach CA All Rights Reserved

3.3.1 Extraction of the Specific Contact Resistivity from an Ideal Contact Structure, 92
3.3.2 Current Flow in Actual Contact Structures, 93
3.3.3 Contact Structures Used to Extract ρ_c, 94
3.3.4 Procedure for Accurately Extracting ρ_c from CBKR Test Structures, 97
3.3.5 Reported Values of ρ_c for Various Contact Structures, 100
3.3.6 Use of a Simple Contact-Chain Structure to Monitor Contact Resistance, 101

4 EVOLUTION OF CONVENTIONAL METAL-TO-SILICON CONTACTS 101

3.4.1 The Basic Process Sequence of Conventional Ohmic-Contact Structures to Silicon, 102
3.4.2 Additional Details Concerning the Processing Steps, 103
3.4.2.1 Formation of the Heavily Doped Regions in the Silicon.
3.4.2.2 Formation of Contact Openings (Etching).
3.4.2.3 Sidewall Contouring of the Contact Holes by Reflow.
3.4.2.4 Sidewall Contouring by Etching.
3.4.2.5 Deposition.
3.4.2.6 Metal Deposition and Patterning.
3.4.2.7 Sintering the Contacts.
3.4.3 Aluminum-Silicon Contact Characteristics, 111
3.4.3.1 The Kinetics of the Al-Si Interface During Sintering.
3.4.4 Use of Aluminum-Silicon Alloys to Reduce Junction Spiking, 116
3.4.5 Platinum Silicide-to-Silicon Contacts, 117
3.4.5.1 Process Sequence Used to Form PtSi-Si Contacts.
3.4.5.2 Limitations of the PtSi-Si Contact Structure.

5 DIFFUSION BARRIERS 121

3.5.1 Theory of Diffusion Barrier Layers, 121
3.5.2 Materials Used as Diffusion Barriers, 124
3.5.2.1 Sputter-Deposited Titanium-Tungsten (Stuffed Barrier).
3.5.2.2 Polysilicon (Sacrificial Barrier).
3.5.2.3 Titanium (Sacrificial Barrier).
3.5.2.4 Titanium Nitride (Passive Barrier).
3.5.2.5 CVD Tungsten.
3.5.2.6 Experimental Diffusion Barrier Materials.

6 MULTILAYERED OHMIC-CONTACT STRUCTURES TO SILICON 131

3.6.1 Al-Ti:W-PtSi-Si Contacts, 132
3.6.2 Al-TiN-Ti-Si Contacts, 132
3.6.3 Mo-Ti:W-Si and Mo-Ti-Si Contacts, 134

1990 LATTICE PRESS Sunset Beach CA All Rights Reserved

7 **SCHOTTKY-BARRIER CONTACTS** 134

3 **IMPACT OF THE INTRINSIC SERIES RESISTANCE ON MOS TRANSISTOR PERFORMANCE** 137

3.8.1 The Impact of R_s on MOSFET Performance, 137
3.8.2 Estimates of R_{sh}, R_{sp}, R_{ac}, and R_{co}, 138
3.8.3 Impact of R_s on Device Characteristics, 142
3.8.4 Summary of the Impact of Intrinsic Series-Resistance Effects on MOSFET Performance, 142

9 **ALTERNATIVE (SELF-ALIGNED) CONTACT STRUCTURES FOR ULSI MOS DEVICES** 143

3.9.1 Self-Aligned Silicide Contacts, 144
3.9.1.1 Self-Aligned Titanium Silicide Contacts.
3.9.1.2 Self-Aligned Cobalt Silicide Contacts.
3.9.1.3 Measuring ρ_c of Self-Aligned Silicide Contacts.
3.9.2 Buried-Oxide MOS Contact Structure (BOMOS), 153

10 **FORMATION OF SHALLOW JUNCTIONS & IMPACT ON CONTACT FABRICATION** 154

3.10.1 Conventional Shallow-Junction Formation, 154
3.10.2 Alternative Approaches to Forming Shallow Junctions, 155
3.10.3 Impact of Shallow Junctions on Contact Formation, 160

11 **BURIED CONTACTS AND LOCAL INTERCONNECTS** 160

3.11.1 Butted Contacts and Buried Contacts, 160
3.11.2 Local Interconnects, 162
3.11.2.1 Selectively Formed $TiSi_2$.
3.11.2.2 Ti:W over $CoSi_2$.
3.11.2.3 TiN Formed over $TiSi_2$.
3.11.2.4 Dual-Doped Polysilicon LI with Diffused Source/Drain Junctions.
3.11.2.5 CVD W-Clad Polysilicon LI.

EFERENCES

HAP. 4 - MULTILEVEL INTERCONNECT TECHNOLOGY FOR VLSI AND ULSI 176

1 **EARLY DEVELOPMENT OF INTERCONNECT TECHNOLOGY FOR INTEGRATED CIRCUITS** 176

4.1.1 Interconnects for Early Bipolar ICs, 176

1990 LATTICE PRESS Sunset Beach CA All Rights Reserved

4.1.2 Interconnects in Silicon-Gate NMOS ICs, 178
4.1.3 Evolution of Interconnects for Bipolar ICs, 179
4.1.4 Evolution of Interconnects for CMOS ICs, 180

2 THE NEED FOR MULTILEVEL INTERCONNECT TECHNOLOGIES 180

4.2.1 Interconnect Limitations of VLSI, 181
4.2.1.1 Functional Density.
4.2.1.2 Propagation Delay.
4.2.1.3 Ease of Design and Gate Utilization for ASICs & Wafer Scale Integration.
4.2.1.4 Cost.
4.2.2 Problems Associated with Multimetal Interconnect Processes, 187
4.2.3 Terminology of Multilevel Interconnect Structures, 188

3 MATERIALS FOR MULTILEVEL INTERCONNECT TECHNOLOGIES 189

4.3.1 Conductor Materials for Multilevel Interconnects, 189
4.3.1.1 Requirements of Conductor Materials Used for VLSI Interconnects.
4.3.1.2 Local Interconnect Conductor Materials (Polysilicon, Metal-Silicides, & Polycides).
4.3.1.3 Aluminum Metallization.
4.3.1.4 Tungsten and Other Conductor Materials for VLSI Interconnects.
4.3.2 Dielectric Materials for Multilevel Interconnects, 194
4.3.2.1 Requirements of Dielectric Layers in Multilevel Interconnects.
4.3.2.2 Poly-Metal Interlevel Dielectric (PMD) Materials.
4.3.2.3 CVD SiO2 Films as Intermetal Dielectrics.
4.3.2.4 Low-Temperature-TEOS SiO_2 Films as Intermetal Dielectrics.
4.3.2.5 Other Materials and Deposition Processes Used to Form Intermetal Dielectrics.

4 PLANARIZATION OF INTERLEVEL DIELECTRIC LAYERS 199

4.4.1 Terminology of Planarization in Multilevel Interconnects, 199
4.4.1.1 Degree of Planarization.
4.4.1.2 The Need for Dielectric Planarization.
4.4.1.3 The Price that Must be Paid as the Degree of Dielectric Planarization is Increased.
4.4.1.4 Design Rules Related to Intermetal Dielectric-Formation & Planarization Processes.
4.4.2 Step Height Reduction of Underlying Topography as a Technique to Alleviate the Need for Planarization, 208
4.4.2.1 Provide Substrate Topography that is Completely Planar.
4.4.2.2 Provide a Planar Surface over Local Interconnect Levels.
4.4.2.3. Minimize the Thickness of the Metal 1 Layer.
4.4.2.4 Achieve Smoothing of Steps in DM1 by Sloping the Sidewalls of Metal-1 Lines.
4.4.3 Deposition of Thick CVD SiO_2 Layers & Etching Back Without a Sacrificial Layer, 21

1990 LATTICE PRESS Sunset Beach CA All Rights Reserved

4.4.4 Oxide Spacers, 212
4.4.5 Polyimides as Intermetal Dielectrics, 214
4.4.6 Planarizing by Use of Bias-Sputtered SiO2, 217
4.4.7 CVD SiO2 and Bias-Sputter Etchback, 220
4.4.8 Planarization by Sacrificial Layer Etchback, 222
4.4.8.1 Degree of Planarization Achieved by Sacrificial Etchback.
4.4.8.2 Advantages of the Sacrificial Etchback Process.
4.4.8.3 Sacrificial Etchback Process Problems.
4.4.8.4 Alternative Sacrificial Etchback Processes.
4.4.9 Spin-On Glass (SOG), 449
4.4.9.1 SOG Process Integration.
4.4.9.2 The Etchback SOG Process.
4.4.9.3 The Non-Etchback SOG Process.
4.4.10 Electron-Cyclotron-Resonance Plasma CVD, 237
4.4.11 Chemical-Mechanical Polishing, 238

5. METAL DEPOSITION AND VIA FILLING 240

4.5.1 Conventional Approach to Via Fabrication & Formation of Metal-to-Metal Contacts thru Vias,
·0
4.5.1.1 Design Rules of Multilevel Metal Systems which are Impacted by Conventional Via Processing Limitations.
4.5.2 Advanced Via Processing (Vertical Vias and Complete Filling of Vias by Metal), 24
4.5.2.1 Increases in Packing Density Resulting from Advanced Via Process Technology.
4.5.3 Processing Techniques which Allow Vertical Vias to be Implemented,
·5
4.5.3.1 Required Degree of Via Filling by Plugs.
4.5.4 CVD W Techniques for Filling Vertical Vias and Contact Holes, 245
4.5.4.1 General Information on the CVD Tungsten Process.
4.5.4.2 Blanket CVD W and Etchback.
4.5.4.3 Selective CVD W.
4.5.5 Other CVD Via Filling Processes, 253
4.5.5.1 Blanket CVD Polysilicon and Etchback for Contact Hole Filling.
4.5.5.2 Selective Deposition of Poly.
4.5.5.3 Selectively Formed Silicide Contact Plugs.
4.5.5.4 CVD Aluminum.
4.5.6 Alternatives to CVD for Filling of Vias, 254
4.5.6.1 Bias Sputtering of Al to Achieve Complete Filling of Via Holes.
4.5.6.2 Laser Planarization of Al Films.
4.5.6.3 Contact Hole and Via Filling by Selective Electroless Metal Deposition.
4.5.7 Pillar Formation as an Alternative to Filling Contact Holes and Vias, 258

1990 LATTICE PRESS Sunset Beach CA All Rights Reserved

6 FILLED GROOVES IN A DIELECTRIC LAYER 259

7 MANUFACTURING YIELD AND RELIABILITY ISSUES OF VLSI INTERCONNECTS 260

4.7.1 Factors Which Impact Manufacturing Yield, 261
4.7.2 Multilevel Interconnect-Related Yield Issues, 261
4.7.3 General Reliability Issues Associated with IC Interconnects, 264
4.7.3.1 Electromigration.
4.7.3.2 Electromigration at the Contacts.
4.7.3.3 Stress-Induced Metal Cracks and Voids.
4.7.3.4 Corrosion.
4.7.4 Reliability Issues Associated with Multilevel Interconnects, 268
4.7.4.1 Hillock Formation and Prevention Measures.
4.7.4.2 Dielectric Void Reliability Problems.

3 PASSIVATION LAYERS 273

9 SURVEY OF MULTILEVEL METAL SYSTEMS 276

4.9.1 Bipolar Double-Level Metal Systems, 276
4.9.2 CMOS Double-Level-Metal Systems, 277
4.9.2.1 Non-Planarized DLM (2.0 μm CMOS).
4.9.2.2. Non-Planarized DLM: CVD-W Metal (2.0-μm NMOS).
4.9.2.3 Resist Etchback, Bias-Sputtered SiO2, and SOG DLM for 1.5 μm CMOS.
4.9.2.4 Non-Sacrificial Layer Etchback DLM (1.0-μm CMOS).
4.9.2.5 Alternative CMOS DLM Process with Ti:W/Mo as Metal 1.
4.9.2.6 DLM Processes for Submicron CMOS.
4.9.3 Three-Level Metal Systems, 283
4.9.4 Four-Level Metal Systems, 285

10 SUMMARY MULTILEVEL INTERCONNECT TECHNOLOGY FOR VLSI 286

EFERENCES 287

HAP. 5 - MOS DEVICES AND NMOS PROCESS INTEGRATION 298

1 MOS DEVICE PHYSICS 298

5.1.1 The Structure and Device Fundamentals of MOS Transistors, 298
5.1.2 The Threshold Voltage of the MOS Transistor, 301
5.1.3 Impact of Source-Body Bias on VT (Body Effect), 304

1990 LATTICE PRESS Sunset Beach CA All Rights Reserved

5.1.4 Current-Voltage Characteristics of MOS Transistors, 305
5.1.5 The Capacitances of MOS Transistors, 307

2 MAXIMIZING DEVICE PERFORMANCE THRU DEVICE DESIGN & PROCESS TECHNOLOGY 30

5.2.1 Output Current (ID) and Transconductance (gm), 308
5.2.2 Controlling the Threshold Voltage through Process & Circuit-Design Techniques, 309
5.2.3 Subthreshold Currents (IDst when VG < IVTI), 311
5.2.4 Switching Speed, 313
5.2.5 Junction Breakdown Voltage (Drain-to-Substrate), 313
5.2.6 Gate-Oxide Breakdown Voltage, 314
5.2.7 High Field-Region Threshold-Voltage Value, 315

3 THE EVOLUTION OF MOS TECHNOLOGY (PMOS AND NMOS) 315

5.3.1 Aluminum-Gate PMOS, 316
5.3.2 Silicon-Gate MOS Technology, 318
5.3.3 Reduction of Oxide-Charge Densities, 319
5.3.4 Ion Implantation for Adjusting Threshold Voltage, 321
5.3.5 Isolation Technology for MOS, 323
5.3.6 Short-Channel Devices, 323

4 PROCESS SEQUENCE FOR FABRICATING NMOS INVERTERS WITH DEPLETION-MODE LOADS
24

5.4.1 Operation of an NMOS Inverter with a Depletion-Mode Load, 324
5.4.2 Process Sequence of a Basic E-D NMOS IC Technology, 327
5.4.2.1 Starting Material.
5.4.2.2 Active Region and Field Region Definitions.
5.4.2.3 Gate-Oxide Growth and Threshold-Voltage Adjust Implant
5.4.2.4 Polysilicon Deposition and Patterning.
5.4.2.5 Formation of the Source and Drain Regions.
5.4.2.6 Contact Formation.
5.4.2.7 Metallization Deposition and Patterning.
5.4.2.8 Passivation Layer and Pad Mask.

5 SHORT-CHANNEL EFFECTS AND HOW THEY IMPACT MOS PROCESSING 338

5.5.1 Effect of Gate Dimensions on Threshold Voltage, 338
5.5.1.1 Short Channel Threshold Voltage Effect.
5.5.1.2 Narrow Gate-Width Effect on Threshold Voltage.

1990 LATTICE PRESS Sunset Beach CA All Rights Reserved

5.5.2 Short-Channel Effects on Subthreshold Currents (Punchthrough & Drain-Induced Barrier
›wering)
5.5.3 Short-Channel Effects on I-V Characteristics, 343
5.5.4 Summary of Short-Channel Effects on the Fabrication of MOS ICs, 346

6 HOT-CARRIER EFFECTS IN MOSFETS 348

5.6.1 Substrate Currents Due to Hot Carriers, 349
5.6.2 Hot-Carrier Injection into the Gate Oxide, 350
5.6.3 Device-Performance Degradation Due to Hot-Carrier Effects, 352
5.6.4 Techniques for Reducing Hot-Carrier Degradation, 354
5.6.5 Lightly Doped Drains, 354
5.6.5.1 Drain Engineering for Optimum LDD Structures.
5.6.5.2 Asymmetrical Characteristics of LDD MOSFETs.
5.6.6 The Impact of IC Processing on Hot-Carrier Device Degradation, 361
5.6.7 Hot-Carrier Effects in PMOS Transistors, 362
5.6.8 Gate-Induced Drain-Leakage Current, 363

EFERENCES 363

HAP. 6 - CMOS PROCESS INTEGRATION 368

1 INTRODUCTION TO CMOS TECHNOLOGY 368
6.1.1 The Power-Dissipation Crisis of VLSI and How CMOS Came to the Rescue, 368
6.1.2 Historical Evolution of CMOS, 370
6.1.3 Operation of CMOS Inverters, 373
6.1.4 Advantages (and Disadvantages) of Modern CMOS Technologies, 376
6.1.4.1 Device/Chip Performance Advantages.
6.1.4.2 Reliability Advantages of CMOS.
6.1.4.3 Circuit Design Advantages of CMOS.
6.1.4.4 Cost Analysis of CMOS.
6.1.5 Disadvantages of CMOS, 380

2 THE WELL CONTROVERSY IN CMOS 381

6.2.1 The Need for Wells in CMOS, 381
6.2.2 p-Well CMOS, 383
6.2.3 n-Well CMOS, 384
6.2.4 CMOS on Epitaxial Substrates, 385
6.2.5 Twin-Well CMOS, 387
6.2.6 Retrograde-Well CMOS, 389
6.2.7 Summary of CMOS Well-Technology Issues, 392

2000 LATTICE PRESS Sunset Beach CA All Rights Reserved

3 *p*-CHANNEL DEVICES IN CMOS 392

6.3.1 PMOS Devices with n+-Polysilicon Gates, 392
6.3.1.1 Punchthrough Susceptibility.
6.3.2 PMOS Devices with p+-Polysilicon Gates, 397
6.3.3 Gate Materials having Symmetrical Work Functions (wrt both NMOS & PMOS Devices) 398

4 LATCHUP IN CMOS 400

6.4.1 Parasitic pnpn Structures in CMOS Circuits, 400
6.4.2 Circuit Behavior of pnpn Diodes, 402
6.4.3 Device Physics Behavior of pnpn Diodes, 403
6.4.4 Summary of Conditions That Must Exist in Order for Latchup to Occur, 406
6.4.5 Circuit Behavior of Actual pnpn Structures in CMOS Circuits, 406
6.4.5.1 Value of b in CMOS Vertical Parasitic Bipolar Transistors.
6.4.5.2 Value of b in CMOS Lateral Parasitic Bipolar Transistors.
6.4.6 Circuit and Device Effects that Induce Latchup, 408
6.4.6.1 An external stimulus forward-biases the emitter-base of one transistor & its collector current then turns-on the second transistor.
6.4.6.2 An external stimulus causes current to flow through both bypass

resistors, forward-biasing one or both bipolar transistors.
6.4.6.3 Current is shunted through one of the parasitic transistors by some degradation mechanism, & the resulting collector current flows through the bypass resistor of the second transistor and turns it on.
6.4.7 Test Methods for Characterizing Latchup, 410
6.4.7.1 Modelling Latchup in CMOS Technology.
6.4.8 Techniques for Reduction or Elimination of Latchup Susceptibility, 413
6.4.8.1 Processing Techniques that Reduce Current Gains of Parasitic Bipolar Transistors.

6.4.8.2 Processing Techniques that Reduce Rsub and Rw or Eliminate the pnpn Structure.
6.4.8.3 Circuit Layout Techniques used to Decouple Parasitic BipolarTransistors.

5 CMOS ISOLATION TECHNOLOGY 419

6.5.1 Trench Isolation for CMOS, 425
6.5.2 Isolation by Selective-Epitaxial Growth for CMOS, 426

6 CMOS PROCESS SEQUENCES 428

6.6.1 Basic n-Well CMOS Process Sequence, 428
6.6.2 Twin-Well CMOS Process Sequence, 431

1990 LATTICE PRESS Sunset Beach CA All Rights Reserved

6.6.2.1 Starting Material.
6.6.2.2 Forming the Wells and Channel Stops.
6.6.2.3 Active and Field Region Definition.
6.6.2.4 Gate Oxide Growth and Threshold Voltage Adjustment.
6.6.2.5 Polysilicon Deposition and Patterning.
6.6.2.6 Formation of the Source/Drain Regions.
6.6.2.7 CVD Oxide Deposition and Contact Formation.
6.6.2.8 Metal 1 Deposition and Patterning.
6.6.2.9 Intermetal Dielectric Deposition/Planarization and Via Patterning.
6.6.2.10 Metal 2 Deposition and Patterning.
6.6.2.11 Passivation Layer Deposition and Patterning.

7 Miscellaneous CMOS Topics 441

6.7.1 Electrostatic Discharge Protection for CMOS, 441
6.7.1.1 Diode Protection.
6.7.1.2 Node-to-Node Punchthrough.
6.7.1.3 Gate-Controlled Breakdown Structure.
6.7.1.4 pnpn-Diode ESD Protection for Advanced CMOS Circuits.
6.7.2 Power Supply Voltage Levels for Future CMOS, 446
6.7.3 Low-Temperature CMOS, 446
6.7.4 Three-Dimensional CMOS, 447

EFERENCES 447

HAP. 7 - BIPOLAR & BICMOS PROCESS INTEGRATION

1 BIPOLAR TRANSISTOR STRUCTURES FOR INTEGRATED CIRCUITS

7.1.1 The Transistor Action
7.1.1.1 Basic Bipolar Transistor Physics.
7.1.1.2 Bipolar Transistor Current Gain.
7.1.2 Integrated-Circuit Transistor Stuctures

2 DIGITAL CIRCUITS USING BIPOLAR TRANSISTORS

7.2.1 Basic Bipolar-Transistor Inverter Circuits
7.2.2 Bipolar Digital-Logic-Circuit Families

3 MAXIMIZING BIPOLAR TRANSISTOR PERFORMANCE THRU DEVICE DESIGN & PROCESS ECHNOLOGY

© 1990 LATTICE PRESS Sunset Beach CA All Rights Reserved

7.3.1 Current Gain
7.3.2 Early Voltage
7.3.3 High-Level Injection Effects (Kirk Effect)
7.3.4 Operating-Voltage Limits in Bipolar Transistors
7.3.4.1 Reachthrough Breakdown.
7.3.4.2 Punchthrough Breakdown.
7.3.4.3 Breakdown Voltage and High-Level Injection Limits in Advanced Bipolar Transistors.
7.3.5 Parasitic Series Resistances in Bipolar Transistors
7.3.5.1 Collector Series Resistance, R_C.
7.3.5.2 Base Series Resistance, R_B.
7.3.5.3 Base-Spreading Resistance, R_{B2} *(and Emitter Current Crowding).*
7.3.5.4 Emitter Series Resistance, R_E.
7.3.6 Parasitic Junction Capacitances in Bipolar Transistors
7.3.6.1 Storage Capacitances in Bipolar Transistors.
7.3.7 Bipolar Transistor Unity-Gain Frequency, f_T
7.3.8 First Order *npn* Device Design
7.3.9 Switching Speed Behavior in Bipolar ICs
7.3.9.1 Propagation-Delay Time Calculation in Bipolar Transistors.
7.3.9.2 Propagation Delay in Digital MOS versus Digital Bipolar Circuits.
7.3.9.3 General Switching Speed Behavior of Digital Bipolar Circuits.

4 NON-OXIDE-ISOLATED BIPOLAR npn TRANSISTOR STRUCTURES

7.4.1 Triple-Diffused (3D) Process

5 STANDARD-BURIED-COLLECTOR PROCESS
7.5.1 Characteristics of npn Transistors Fabricated with the Standard-Buried-Collector (SBC) Proces

7.5.1.1 Limitations of Junction-Isolated SBC Transistors for VLSI Circuits.
7.5.2 Standard-Buried-Collector Process Flow
7.5.2.1 Starting Material.
7.5.2.2 Buried Layer Formation.
7.5.2.3 Epitaxial Growth.
7.5.2.4 Formation of Isolation Regions.
7.5.2.5 Deep-Collector Contact Formation (Optional).
7.5.2.6 Base Region Formation.
7.5.2.7 Emitter Region Formation.
7.5.2.8 Contact and Interconnect Layer Formation.
7.5.2.9 Washed Emitters.
7.5.2.10 Schottky Contacts.

6 OXIDE-ISOLATED BIPOLAR TRANSISTORS

1990 LATTICE PRESS Sunset Beach CA All Rights Reserved

7 ADVANCED BIPOLAR TRANSISITOR STRUCTURES FOR VLSI AND ULSI

8 ADVANCED EMITTER STRUCTURES

7.8.1 Polysilicon Emitters
7.8.1.1 Models that Describe Polysilicon-Emitter Behavior.
7.8.1.2 Process Technology for Polysilicon-Emitter Fabrication.
7.8.2 Heterojunction Bipolar Transistors (HBTs)

9 SELF-ALIGNED BIPOLAR STRUCTURES

7.9.1 Double-Polysilicon Self-Aligned Structures
7.9.1.1 Limitations of Double-Polysilicon SA Structures.
7.9.1.2 Current-Gain Degradation Due to Sidewall Injection in SA Bipolar Structures.
7.9.1.3 Link-Up Region Formation.
7.9.2 Single-Polysilicon Self-Aligned Bipolar Structures
7.9.3 SIdewall-Base-COntact Structures (SICOS)

10 TRENCH-ISOLATED BIPOLAR TRANSISTORS

11 BICMOS TECHNOLOGY

7.11.1 Device and Circuit Advantages of BiCMOS
7.11.1.1 Comparison of BiCMOs and CMOS Propagation Delay Times.
7.11.1.2 Power Consumption of BiCMOS versus CMOS Gates.
7.11.1.3 Capability of Providing Either TTL or ECL Outputs From a BiCMOS Chip.
7.11.1.4 Process Complexity Increases Associated with BiCMOS.
7.11.1.5 Extending Process Equipment Life by Fabricating BiCMOS.

12 CLASSIFICATION OF BICMOS TECHNOLOGIES

7.12.1 Digital BiCMOS Technology
7.12.1.1 Low-Cost Digital BiCMOS Technology.
7.12.1.2 High-Performance Digital BiCMOS.
7.12.1.3 Device-Design Issues Related to Optimizing a High-Performance Digital Modified-
vin-
Well BiCMOS Process.
7.12.1.4 Example Process Sequence Fabricating High-Performance 5-V Digital BiCMOS ICs
7.12.2 Process Integration of Analog/Digital BiCMOS
7.12.2.1 Process-Integration Issues of Medium-Voltage Analog BiCMOS.
7.12.2.2 An Example of an Analog/Digital BiCMOS Process.
7.12.3 BiCMOS Applications

1990 LATTICE PRESS Sunset Beach CA All Rights Reserved

7.12.3.1 Digital Logic Circuits and Gate Arrays.
7.12.3.2 Interface Driver Circuits.
7.12.3.3 BiCMOS SRAMs.
7.12.3.4 Analog/Digital Applications.
7.13 Trends in BiCMOS Technology

EFERENCES

HAP. 8 - SEMICONDUCTOR MEMORY PROCESS INTEGRATION

1 TERMINOLOGY OF SEMICONDUCTOR MEMORIES

8.1.1 Random-Access and Read-Only Memories (RAMs and ROMs)
8.1.2 Semiconductor-Memory Architecture
8.1.3 Semiconductor-Memory Types
8.1.4 Read Access Times and Cycle Times in Memories
8.1.5 Recently Introduced On-Chip Peripheral Circuits
8.1.6 Logic-Memory Circuits

2 STATIC RANDOM-ACCESS MEMORIES (SRAMS)

8.2.1 MOS SRAMs
8.2.1.1 Circuit Operation of MOS SRAM Cells.
8.2.1.2 SRAM Processing and Cell Layout Issues.
8.2.1.3. High-Valued Polysilicon Load-Resistors for MOS SRAMs
8.2.2 Bipolar and BiCMOS SRAMS
8.2.2.1 BiCMOS SRAMs.

3 DYNAMIC RANDOM ACCESS MEMORIES (DRAMS)

8.3.1 Evolution of DRAM Technology
8.3.1.1 One-Transistor DRAM Cell Design.
8.3.1.2 Operation of the One-Transistor DRAM Cell.
8.3.1.3 Writing, Reading, and Refreshing DRAM Cells.
8.3.1.4 Quantity of Charge Stored on DRAM Cells and Their Capacitance.
8.3.1.5 High-Capacity (Hi-C) DRAM Cells.
8.3.1.6 CMOS DRAMs.
8.3.2 Design and Economic Constraints on Advanced DRAM Cells
8.3.3 Trench Capacitor DRAM Cells
8.3.3.1 Trench Capacitor Processing for DRAMs.

1990 LATTICE PRESS Sunset Beach CA All Rights Reserved

8.3.3.2 First Generation Trench Capacitor-based DRAM Cells.
8.3.3.3 Trench Capacitor Structures with Storage Electrode InsideTrench (Inverted Trench ell).
8.3.3.4 Trench Capacitor Cells with the Access Transistor Stacked Above Trench Capacitor.
8.3.4 Stacked Capacitor DRAM Cells
8.3.5 Soft-Error Failures in DRAMs
8.3.5.1 Techniques Used to Reduce the Soft-Error Rates in DRAMs.
8.3.6 The DRAM as a Technology Driver

4 MASKED READ-ONLY MEMORIES (ROMS)

8.4.1 Masked ROM Implementation

5 PROGAMMABLE ROMS (PROMS)

6 ERASABLE PROGRAMMABLE READ-ONLY MEMORIES (EPROMS)

7 ELECTRICALLY-ERASABLE PROMS (EEPROMS)

8.7.1 MNOS-Based EEPROMs
8.7.2 FLOTOX EEPROMs
8.7.3 Textured-Polysilicon EEPROMs

8 FLASH EEPROMS

9 NONVOLATILE FERROELECTRIC MOS RAMS

HAP. 9 - PROCESS SIMULATION

1 OVERVIEW OF PROCESS SIMULATION

9.1.1 Hierarchy of Simulation Tools for IC Development
9.1.2 Benefits and Limitations of Process Simulation
9.1.3 Overview of Process Simulators
9.1.3.1 Simulator Availability.
9.1.4 General Aspects of Process Simulation
9.1.4.1 Analytical and Numerical Methods of Solving the Equations that Describe Processes.
9.1.4.2 Phenomenological versus Physical Models.
9.1.4.3 Gridding.
9.1.4.4 Interfacing One Simulator with Another.

1990 LATTICE PRESS Sunset Beach CA All Rights Reserved

2 ONE-DIMENSIONAL PROCESS SIMULATORS

9.2.1 SUPREM III (Stanford University PRocess Engineering Model III)
9.2.1.1 The Basic Operation and Capabilities of SUPREM III.
9.2.1.2 Additional Comments on the Use of SUPREM III.
9.2.2 SUPREM III Models: Ion Implantation
9.2.3 SUPREM III Models: Diffusion in Silicon and SiO_2, and Segregation Effects at the Si/SiO_2 Interface
9.2.3.1 Diffusion Models Used in SUPREM III.
9.2.3.2 Modeling Low Impurity-Concentration (Intrinsic) Diffusion in Silicon.
9.2.3.3 Modeling High-Impurity Concentration (Extrinsic) Diffusion in Silicon.
9.2.3.4 Oxidation-Enhanced Diffusion Modeling in SUPREM III.
9.2.3.5 Dopant Segregation Effects at the $Si\text{-}SiO_2$ Interface and Diffusion in SiO_2.
9.2.4 SUPREM III Models: Thermal Oxidation of Silicon in One-Dimension
9.2.4.1 High Dopant-Concentration Cases.
9.2.4.2 Modeling Other Factors Which Impact the Oxide Growth Rate.
9.2.4.3 Accuracy of Modeling Oxide Growth with SUPREM III.
9.2.5 SUPREM III Models: Epitaxial Growth
9.2.6 SUPREM III Models: Deposition, Oxidation, and Material Properties of Polysilicon Films
9.2.7 Creating a SUPREM III Input File
9.2.8 PREDICT

3 INTRODUCTION TO 2-DIMENSIONAL PROCESS SIMULATORS

9.3.1 Classes of 2-Dimensional Process Simulators

4 TWO-DIMENSIONAL DOPING-PROFILE AND OXIDATION PROCESS SIMULATORS

9.4.1 SUPRA (Stanford University PRocess Analysis Program)
9.4.1.1 SUPRA Ion Implantation Models.
9.4.1.2 SUPRA Diffusion Models.
9.4.1.3 SUPRA Oxidation Models.
9.4.1.4 SUPRA Epitaxial Model.
9.4.1.5 SUPRA Input File.
9.4.2 SUPREM IV
9.4.2.1 SUPREM IV Models of Diffusion.
9.4.2.2 SUPREM IV Models of Oxidation.
9.4.2.3 SUPREM IV Models of Ion Implantation, Epitaxy, Deposition, & Etching.
9.4.2.4 SUPREM IV Input File Format.
9.4.2.5 Comparison of SUPRA and SUPREM IV for 2-D Process Simulation.
9.4.3 Two-Dimensional Simulation of Thermal Oxidation
9.4.3.1 Empirical Models of 2-D Thermal Oxidation.
9.4.3.2 Physical-Based Models of 2-D Thermal Oxidation.

1990 LATTICE PRESS Sunset Beach CA All Rights Reserved

5 TWO-DIMENSIONAL TOPOGRAPHY SIMULATORS

6 SAMPLE (SIMULATION AND MODELING OF PROFILES IN LITHOGRAPHY AND ETCHING)

9.6.1 *Simulating Optical Lithography Processes with SAMPLE*
9.6.1.1 Optical Imaging Subprogram.
9.6.1.2 Resist Exposure Subprogram.
9.6.1.3 Resist Development Subprogram.
9.6.2 Simulating Etching and Deposition with SAMPLE
9.6.3 Creating Input Files for SAMPLE

7 OTHER 2-D TOPOGRAPHY SIMULATORS

9.7.1 PROLITH
9.7.2 DEPICT
9.7.3 PROFILE
9.7.4 SIMBAD
9.7.5 SIMPL (Simulated Programs from the Layout)
9.7.6 SIMPL-DIX
9.7.7 Manufacturing-Based Process Simulators

8 DEVICE SIMULATORS

9.8.1 Simulation of MOS Device Characteristics under Subthreshold & Linear Operation (GEMINI)
9.8.2 Simulation of MOS Device Under All dc Operating Conditions (MINIMOS, CADDET, CANDE)
9.8.3 Bipolar Device Simulators (SEDAN, BIPOLE)
9.8.4 Combined MOS and Bipolar Device Simulators (PICSES, SIFCOD, PADRE, and FIELDAY)

9 CIRCUIT SIMULATORS AND ELECTRICAL PARAMETER EXTRACTORS

10 FUTURE CHALLENGES IN PROCESS SIMULATION

EFERENCES

1990 LATTICE PRESS Sunset Beach CA All Rights Reserved