

# ***CONCISE TABLE OF CONTENTS***

<b>Chap. 1 - The Semiconductor Industry</b>	<b>1</b>
<b>Chap. 2 - Semiconductors and Basic Materials Science</b>	<b>15</b>
<b>Chap. 3 - Semiconductor Devices and Integrated-Circuit Types</b>	<b>33</b>
<b>Chap. 4 - Overview of Semiconductor Manufacturing</b>	<b>51</b>
<b>Chap. 5 - Gases, Liquid Chemicals, and Ultrapure Water for ULSI</b>	<b>73</b>
<b>Chap. 6 - Vacuum Technology for ULSI Applications</b>	<b>87</b>
<b>Chap. 7 - The Basics of Thin-Films</b>	<b>111</b>
<b>Chap. 8 - Contamination-Control and Cleaning-Technology for ULSI</b>	<b>121</b>
<b>Chap. 9 - Silicon: Single-Crystal Growth</b>	<b>145</b>
<b>Chap. 10 - Silicon Wafer Production: From Ingot to Finished Wafer</b>	<b>163</b>
<b>Chap. 11 - Diffusion</b>	<b>175</b>
<b>Chap. 12 - Ion Implantation</b>	<b>189</b>
<b>Chap. 13 - Oxidation</b>	<b>213</b>
<b>Chap. 14 - Plasmas Used in Microchip Manufacturing</b>	<b>237</b>
<b>Chap. 15 - Aluminum Thin-Films and Sputter-Deposition in ULSI</b>	<b>247</b>
<b>Chap. 16 - CVD of Amorphous and Polycrystalline Thin Films</b>	<b>269</b>
<b>Chap. 17 - Silicon Epitaxy and Silicon-On-Insulator</b>	<b>305</b>
<b>Chap. 18 - Lithography I: Photoresist Materials &amp; Process</b>	<b>321</b>
<b>Chap. 19 - Lithography II: Image-Formation and Optical-Hardware</b>	<b>341</b>
<b>Chap. 20 - Lithography III: Photomasks and Next-Generation Lithography (<i>NGL</i>)</b>	<b>359</b>
<b>Chap. 21 - Terminology of Etching and Wet-Chemical Etching</b>	<b>381</b>
<b>Chap. 22 - Dry-Etching for ULSI</b>	<b>391</b>
<b>Chap. 23 - Chemical-Mechanical Polishing</b>	
<b>417</b>	
<b>Chap. 24 - Multi-Level Interconnects: Copper, Low-<i>k</i>, and Dual-Damascene</b>	<b>437</b>
<b>Chap. 25 - Materials Characterization Techniques</b>	<b>455</b>
<b>Chap. 26 - Wafer and Chip Testing</b>	<b>475</b>
<b>Chap. 27 - Assembly and Packaging for ULSI</b>	<b>483</b>
<b>Chap. 28 - Wafer-Fab Operations and Yield</b>	<b>503</b>
<b>Chap. 29 - Environmental, Health, and Safety Issues</b>	<b>517</b>
<b>APPENDICES:</b>	
<b>A - Modeling Thermal Oxidation of Silicon</b>	<b>529</b>
<b>B - Mathematical Models of Diffusion in Silicon</b>	<b>535</b>
<b>C - Modeling of Impurity-Profiles of Implanted Ions</b>	<b>543</b>
<b>D - Mathematical Modeling of CVD Processes</b>	<b>547</b>
<b>E - Arrhenius Behavior</b>	<b>550</b>
<b>F - Error-Function (erf) Tables</b>	<b>551</b>
<b>INDEX</b>	<b>553</b>

# DETAILED TABLE OF CONTENTS

## PREFACE

### Chap. 1 - THE SEMICONDUCTOR INDUSTRY 1

#### 1.1 21<sup>ST</sup>-CENTURY ELECTRONICS INDUSTRY 1

1.1.1 Electronics Manufacturing Facilities

1.1.2 IC-Manufacturing Overview

1.1.3 The Semiconductor Industry

#### 1.2 THE HISTORY OF ELECTRONICS 4

The Science of Electricity

The History of Electricity

Vacuum Tubes: Dawn of the Age of Electronics

#### 1.3 THE TRANSISTOR:

#### THE AGE OF SOLID-STATE ELECTRONICS 8

#### 1.4 THE AGE OF INTEGRATED-CIRCUITS 9

#### 1.5 THE GROWTH OF THE SEMICONDUCTOR INDUSTRY 11

#### REFERENCES 13

#### PROBLEMS 13

### Chap. 2 - SEMICONDUCTORS AND BASIC MATERIALS SCIENCE 15

#### 2.1 INTRODUCING SEMICONDUCTORS 15

#### 2.2 THE NATURE OF MATTER: ATOMIC STRUCTURE 15

2.2.1 The Structure of the Atom

2.2.2 The Periodic Table

Ions

#### 2.3 MOLECULES & COMPOUNDS 19

#### 2.4 SOLIDS, LIQUIDS, AND GASES 19

Units of Energy

#### 2.5 CLASSIFYING MATERIALS BY THEIR ELECTRICAL PROPERTIES 20

2.5.1 Electrical-Conductors (and Resistivity)

2.5.2 Electrical-Insulators (Dielectrics)

2.5.3 Semiconductors

2.5.4 Chemical-Bonding Model for Explaining the Electrical Properties of Solids

Ionic Bonding

Metallic Bonding

Covalent Bonding

2.5.5 Energy-Band Model for Explaining the Electrical Properties of Solids

#### 2.6 SEMICONDUCTOR SILICON 25

2.6.1 Intrinsic-Silicon (Pure-Silicon)

2.6.2 Extrinsic-Silicon (Doped-Silicon)

2.6.3 Dopants in Silicon: (Donors and Acceptors)

2.6.4 *n*-Type Silicon

2.6.5 *p*-Type Silicon (Holes)

2.6.6 Dependence of Resistivity on Doping-Concentration in Silicon

2.6.7 Carrier Mobility (and Its Impact on Transistor Performance)

#### 2.7 OTHER SEMICONDUCTORS 30

#### REFERENCES 31

#### PROBLEMS 31

### Chap. 3 - SEMICONDUCTOR DEVICES AND INTEGRATED-CIRCUIT TYPES 33

#### 3.1 INTEGRATED-CIRCUIT RESISTORS 34

3.1.1 Diffused Resistors

3.1.2 Thin-Film Resistors

#### 3.2 INTEGRATED-CIRCUIT CAPACITORS 35

3.2.1 Metal-Oxide-Semiconductor Capacitors (MOS-Cs)

3.2.2 Memory-Cell Capacitors for DRAMs

#### 3.3 *pn*-JUNCTION DIODES 36

3.3.1 *pn*-Junction with No Bias ( $V_A = 0$ )

3.3.2 Forward-Biasing a *pn*-Junction ( $V_A > 0$ )

3.3.3 Reverse-Biasing a *pn*-Junction ( $V_A < 0$ )

3.3.4 *pn*-Junction Photodiodes

#### 3.4 BIPOLAR JUNCTION TRANSISTOR (BJT) 39

#### 3.5 METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS (MOSFETs) 42

3.5.1 MOSFET Operating Principles

#### 3.6 INTEGRATED-CIRCUIT TYPES 44

3.6.1 Analog Integrated Circuits

3.6.2 Microprocessors

3.6.3 ASICs

3.6.4 Memory Circuits			
DRAMs			
SRAMs			
EPROM, EEPROM, and Flash Memory			
<b>REFERENCES</b>	<b>47</b>		
<b>PROBLEMS</b>	<b>48</b>		
<b>Chap. 4 - OVERVIEW OF SEMICONDUCTOR MANUFACTURING</b>	<b>51</b>		
<b>4.1 DESIGN-PHASE OF IC MANUFACTURE</b>	<b>52</b>		
<b>4.2 CMOS PROCESS-FLOW</b>	<b>55</b>		
4.2.1 Starting Material for CMOS ICs			
4.2.2 Formation of Active Regions, Channel Stops, & LOCOS-Isolation Structures			
4.2.3 Well-Formation			
4.2.4 Threshold-Adjust Implantation Step			
4.2.5 Gate-Oxide Growth			
4.2.6 Polysilicon Deposition and Patterning			
4.2.7 Formation of Source/Drain Regions			
4.2.8 Formation of TiSi <sub>2</sub> Salicide			
4.2.9 Premetal-Oxide Deposition Planarization, and Contact-Formation			
4.2.10 Metal-1 Deposition and Patterning			
4.2.11 Intermetal-Dielectric Deposition and CMP, Via-Patterning, and Metal-2 Deposition			
4.2.12 Passivation-Layer and Pad-Mask			
<b>4.3 SHALLOW-TRENCH ISOLATION</b>	<b>68</b>		
<b>REFERENCES</b>	<b>69</b>		
<b>PROBLEMS</b>	<b>70</b>		
<b>Chap. 5 - GASES, LIQUID CHEMICALS, AND ULTRAPURE WATER FOR ULSI</b>	<b>73</b>		
<b>5.1 BASIC PROPERTIES OF MATERIALS</b>	<b>73</b>		
5.1.1 Temperature			
5.1.2 Thermal Expansion of Materials			
5.1.3 Density			
5.1.4 Specifying the Purity of Chemicals Used in IC Fabrication			
<b>5.2 LIQUID CHEMICALS USED IN IC FABRICATION</b>	<b>75</b>		
5.2.1 Acids Used in IC Fabrication			
5.2.2 Bases Used in IC Fabrication			
5.2.3 Solvents Used in IC Fabrication			
5.2.4 pH-Scale			
5.2.5 Liquid Chemical Distribution			
<b>5.3 GASES USED IN IC FABRICATION</b>	<b>79</b>		
5.3.1 Bulk-Gas Chemicals Used in IC Processing			
5.3.2 Distribution of Bulk Gases			
5.3.3 Specialty-Gases Used in IC Fabrication			
5.3.4 Gas Sources and Delivery Systems for Specialty-Gases			
5.3.5 Gas Stick, Gas Panel, and Gas Manifold			
5.3.6 Procedures for Changing Gas Cylinders			
<b>5.4 ULTRAPURE WATER (UPW)</b>	<b>83</b>		
<b>REFERENCES</b>	<b>85</b>		
<b>PROBLEMS</b>	<b>85</b>		
<b>Chap. 6 - VACUUM TECHNOLOGY FOR ULSI APPLICATIONS</b>	<b>87</b>		
<b>6.1 BASIC CONCEPTS OF GASES AND VACUUMS</b>	<b>87</b>		
6.1.1 Gas Pressure and Vacuum			
<b>6.2 PRESSURE UNITS</b>	<b>89</b>		
<b>6.3 VACUUM-PRESSURE RANGES</b>	<b>89</b>		
6.3.1 Mean-Free-Path			
6.3.2 Closed and Open Gas-Systems and Gas-Flow Regimes			
<b>6.4 THE LANGUAGE OF GAS/SOLID INTERACTIONS</b>	<b>92</b>		
6.4.1 Load Locks			
<b>6.5 TERMINOLOGY OF VACUUM PUMPS</b>	<b>93</b>		
6.5.1 Vacuum Pump Types			
<b>6.6 ROUGH PUMPS</b>	<b>96</b>		
6.6.1 Oil-Sealed Rotary Mechanical Pumps			
6.6.2 Roots-Blower/Booster Pumps			
6.6.3 Dry Mechanical Rough Pumps			
<b>6.7 HIGH-VACUUM PUMPS I: CRYOGENIC PUMPS</b>	<b>99</b>		
6.7.1 Cryopump Operation			
6.7.2 Cryopump Regeneration			

<b>6.8 HIGH-VACUUM PUMPS II: TURBOMOLECULAR PUMPS</b>	<b>101</b>	8.4.1 Cleanroom Design and SMIF	
<b>6.9 VACUUM GAUGES: (TOTAL-PRESSURE MEASUREMENT)</b>	<b>103</b>	8.4.2 Gowning Procedures	
6.9.1 Capacitance Manometers		8.4.3 Cleanroom Protocols	
6.9.2 Thermocouple Gauges		8.4.4 Ultra-Pure Chemicals	
6.9.3 Pirani Gauges		8.4.5 Machine-Design & Wafer-Handling	
6.9.4 Ionization (High-Vacuum) Gauges		8.4.6 Process Modifications	
<b>6.10 MEASUREMENT OF PARTIAL-PRESSURE: RESIDUAL-GAS ANALYZERS (RGAs)</b>	<b>106</b>	<b>8.5 WAFER CLEANING TECHNIQUES</b>	<b>133</b>
6.10.1 Operation of RGAs		8.5.1 Wet-Chemical Removal of Film Contaminants	
6.10.2 Interpretation of RGA Spectra		8.5.2 FEOL Wet-Chemical Cleaning: RCA Clean	
<b>6.11 MASS-FLOW CONTROLLERS</b>	<b>108</b>	8.5.3 Spray Processing	
<b>REFERENCES</b>	<b>108</b>	8.5.4 Photoresist Removal (Resist Stripping)	
<b>PROBLEMS</b>	<b>109</b>	<b>8.6 PARTICLE REMOVAL</b>	<b>135</b>
<b>Chap. 7 - THE BASICS OF THIN FILMS</b>	<b>111</b>	8.6.1 Vibrational Scrubbing: (Ultrasonic and Megasonic)	
<b>7.1 STAGES OF GROWTH OF AMORPHOUS AND POLYCRYSTALLINE THIN FILMS</b>	<b>113</b>	8.6.2 Particle Removal by Brush Scrubbing	
7.1.1 Various Stages of Thin-Film Formation		<b>8.7 RINSING AND DRYING WAFERS</b>	<b>137</b>
7.1.2 The Structure of Thin Films		8.7.1 Rinsing	
7.1.3 Factors that Influence Epitaxial Deposition of Thin Films		8.7.2 Wafer Drying after Rinse	
<b>7.2 MECHANICAL-PROPERTIES OF THIN FILMS</b>	<b>115</b>	8.7.3 Spin-Dryer	
7.2.1 Adhesion		8.7.4 Isopropyl-Alcohol (IPA) Vapor Dryers	
7.2.2 Stress in Thin Films		8.7.5 Wet Cleaning Systems	
<b>7.3 MEASUREMENT OF ELECTRICAL PROPERTIES OF THIN-FILMS</b>	<b>117</b>	<b>8.8 PARTICLE DETECTION ON WAFER-SURFACES</b>	<b>140</b>
<b>REFERENCES</b>	<b>118</b>	8.8.1 Particle-Per-Wafer-Per-Pass	
<b>PROBLEMS</b>	<b>118</b>	8.8.2 Microscopy Tools for Particle Detection	
<b>Chap. 8 - CONTAMINATION CONTROL AND CLEANING TECHNOLOGY FOR ULSI</b>	<b>121</b>	8.8.3 Automatic Laser Particle Counters for Detecting Particles on Wafers	
<b>8.1 CONTAMINATION TYPES IN IC FABRICATION</b>	<b>122</b>	<b>REFERENCES</b>	<b>141</b>
<b>8.2 CONTAMINATION SOURCES IN IC PROCESSING</b>	<b>122</b>	<b>PROBLEMS</b>	<b>142</b>
<b>8.3 EFFECTS OF CONTAMINATION ON ULSI DEVICES</b>	<b>123</b>	<b>Chap. 9 - SILICON: SINGLE-CRYSTAL GROWTH</b>	<b>145</b>
<b>8.4 CONTAMINATION PREVENTION</b>	<b>125</b>	<b>9.1 CRYSTAL TERMINOLOGY</b>	<b>145</b>
		<b>9.2 MANUFACTURING SINGLE-CRYSTAL SILICON</b>	<b>147</b>
		9.2.1 From Raw Material to Electronic Grade Polysilicon (EGS)	
		<b>9.3 CZOCHRALSKI CRYSTAL GROWTH</b>	<b>149</b>
		9.3.1 Czochralski Crystal-Growth Sequence	
		9.3.2 Incorporation of Impurities in the Crystal	

Solid-Solubility		10.12.4 Surface/Near Surface Specifications	
9.3.3 Czochralski-Silicon Growing Equipment		<b>10.13 ECONOMICS OF SILICON WAFERS</b>	<b>171</b>
Furnace		<b>REFERENCES</b>	<b>172</b>
Crystal Pulling Mechanism		<b>PROBLEMS</b>	<b>172</b>
Ambient Control		<b>Chap. 11 - DIFFUSION</b>	<b>175</b>
Control System		<b>11.1 CONCEPT OF DIFFUSION</b>	<b>176</b>
<b>9.4 CRYSTAL-DEFECTS IN SILICON</b>	<b>154</b>	<b>11.2 ATOMIC-SCALE MODELS OF DIFFUSION IN SOLID SILICON</b>	<b>178</b>
<b>9.5 POINT-DEFECTS IN SILICON</b>	<b>155</b>	<b>11.3 CONCENTRATION VERSUS DEPTH GRAPHS: DOPING-PROFILES AND JUNCTION-DEPTHS</b>	<b>179</b>
<b>9.6 ONE-DIMENSIONAL DEFECTS (DISLOCATIONS)</b>	<b>155</b>	<b>11.4 PRINCIPLES OF DIFFUSION-PROCESSES IN SILICON-DEVICE FABRICATION</b>	<b>180</b>
<b>9.7 AREA-DEFECTS IN SILICON-CRYSTALS</b>	<b>157</b>	11.4.1 Diffusivity of Impurities in Silicon	
<b>9.8 BULK-DEFECTS &amp; PRECIPITATION</b>	<b>158</b>	11.4.2 Pre-Dep & Drive-In Diffusion Steps	
<b>9.9 OXYGEN IN SILICON</b>	<b>159</b>	Pre-Dep	
<b>9.10 GETTERING</b>	<b>159</b>	Drive-In	
9.10.1 Basic Gettering Principles		<b>11.5 DIFFUSION IN SILICON-DIOXIDE</b>	<b>182</b>
<b>REFERENCES</b>	<b>161</b>	11.5.1 Lateral Diffusion Under Oxide Windows	
<b>PROBLEMS</b>	<b>161</b>	<b>11.6 DIFFUSION SYSTEMS AND DIFFUSION SOURCES</b>	<b>182</b>
<b>Chap. 10 - WAFER PRODUCTION: FROM INGOT TO FINISHED WAFER</b>	<b>163</b>	11.6.1 Gaseous Dopant-Sources	
<b>10.1 INGOT-EVALUATION</b>	<b>163</b>	11.6.2 Liquid Dopant-Sources	
<b>10.2 INGOT-GRINDING</b>	<b>163</b>	11.6.3 Solid Dopant-Sources	
<b>10.3 FLAT (OR NOTCH) GRINDING</b>	<b>163</b>	<b>11.7 MEASUREMENT TECHNIQUES FOR DIFFUSED LAYERS</b>	<b>184</b>
<b>10.4 INGOT-SAWING (WAFERING)</b>	<b>164</b>	11.7.1 Sheet-Resistance Measurements	
<b>10.5 LASER-MARKING OF WAFERS</b>	<b>166</b>	11.7.2 Spreading-Resistance for Measuring Doping-Profiles	
<b>10.6 WAFER-LAPPING AND GRINDING</b>	<b>166</b>	<b>11.8 MEASURING JUNCTION-DEPTHS</b>	<b>185</b>
<b>10.7 EDGE-ROUNDING AND POLISHING OF WAFERS</b>	<b>166</b>	11.8.1 Angle-Lap (or Groove) and Stain for Junction-Depth Measurements	
<b>10.8 REMOVAL OF SURFACE MECHANICAL DAMAGE BY CHEMICAL ETCHING</b>	<b>167</b>	<b>REFERENCES</b>	<b>186</b>
<b>10.9 CHEMICAL-MECHANICAL POLISHING OF THE WAFER-SURFACE</b>	<b>167</b>	<b>PROBLEMS</b>	<b>186</b>
<b>10.10 CLEANING THE WAFERS</b>	<b>167</b>	<b>Chap. 12 - ION IMPLANTATION</b>	<b>189</b>
<b>10.11 DEPOSITING EPITAXIAL-SILICON LAYERS ON THE WAFERS</b>	<b>168</b>	<b>12.1 IMPURITY-PROFILES OF IMPLANTED IONS</b>	<b>191</b>
<b>10.12 SPECIFICATIONS OF SILICON WAFERS FOR ULSI</b>	<b>168</b>	12.1.1 Ion Range	
10.12.1 Electrical Specifications		12.1.2 Ion-Stopping Mechanisms	
10.12.2 Mechanical/Dimensional Specifications			
10.12.3 Chemical/Structural Specifications			

12.1.3 Implantation Into Single Crystals: Channeling		13.2 PHYSICAL PROPERTIES OF SiO <sub>2</sub>	214
<b>12.2 ION-IMPLANTATION DAMAGE-ACCUM- ULATION &amp; ANNEALING IN SILICON</b>	<b>195</b>	<b>13.3 THE THEORY OF SILICON-DIOXIDE GROWTH</b>	<b>216</b>
12.2.1 Implantation Damage in Silicon		13.3.1 Deal-Grove (Linear-Parabolic) Model Linear and Parabolic Growth-Rate Regimes Factors that Impact <i>B</i> and <i>B/A</i>	
12.2.2 Primary Crystalline Defect Damage		<b>13.4 SECONDARY-FACTORS THAT AFFECT ONE-DIMENSIONAL OXIDATION</b>	<b>220</b>
12.2.3 Amorphous Layer Damage		13.4.1 Dopant Effects on Oxidation Growth Rates	
12.2.4 Electrical Activation & Dopant Diffusion Electrical Activation of Implanted Impurities Diffusion of Implanted Impurities		13.4.2 Dependence on Pressure	
<b>12.3 ION-IMPLANTATION EQUIPMENT</b>	<b>199</b>	13.4.3 Dependence on Chlorine	
12.3.1 Ion-Implanter Types		<b>13.5 THE GROWTH OF THIN-OXIDES</b>	<b>221</b>
12.3.2 Medium-Current Implanters		<b>13.6 THE Si/SiO<sub>2</sub> INTERFACE</b>	<b>222</b>
12.3.3 High-Current Implanters		<b>13.7 DOPANT-REDISTRIBUTION DURING OXIDATION</b>	<b>223</b>
12.3.4 Low-Energy Implanters		<b>13.8 OXIDATION OF POLYSILICON</b>	<b>224</b>
12.3.5 High-Energy Implanters		<b>13.9 OXIDATION SYSTEMS</b>	<b>225</b>
12.3.6 High-Angle Implanters		13.9.1 Oxidation Furnaces	
12.3.7 Ion Implantation Equipment System Limitations Elemental & Particulate Contamination Dose Monitoring Inaccuracies due to Beam Charge-State Changes Wafer Charging During Implantation		13.9.2 Horizontal-Furnaces Wet-Oxidation Gas Sources	
<b>12.4 CHARACTERIZING IMPLANTS</b>	<b>207</b>	13.9.3 Vertical-Furnaces	
12.4.1 Measurement of Implanted Dose and Dose Uniformity Implantation Dose Measurements Implantation Dose Uniformity and Diagnosis of Implanter Performance		13.9.4 The Construction and Operation of Vertical-Furnaces Fast-Ramp, Small-Batch Furnaces	
12.4.2 Measuring Implantation Depth Profiles		13.9.5 Rapid Thermal Processing	
12.4.3 Measuring Implant Damage		13.9.6 RTP Systems	
<b>12.5 ION-IMPLANTATION PROCESS APPLICATIONS</b>	<b>208</b>	<b>13.10 OXIDATION PROCESS-RECIPE</b>	<b>229</b>
12.5.1 Selecting Masking Layer Materials and Thickness		<b>13.11 OXIDE-FILM THICKNESS MEASUREMENTS</b>	<b>230</b>
12.5.2 Threshold-Voltage Control in MOSFETs		13.11.1 Color Chart	
12.5.3 Shallow Junction Formation by Ion Implantation		13.11.2 Optical-Interference for Measuring Oxide-Film Thickness	
12.5.4 High-Energy Implantation		13.11.3 Ellipsometry	
<b>REFERENCES</b>	<b>210</b>	13.11.4 Transmission-Electron-Microscopy for Measuring Oxide-Film-Thickness	
<b>PROBLEMS</b>	<b>210</b>	<b>REFERENCES</b>	<b>233</b>
<b>Chap. 13 - OXIDATION</b>	<b>213</b>	<b>PROBLEMS</b>	<b>233</b>
13.1 APPLICATIONS OF SiO <sub>2</sub>	214	<b>Chap. 14 - PLASMAS USED IN MICROCHIP-MANUFACTURING</b>	<b>237</b>
		14.1 INTRODUCTION TO GLOW-DISCHARGES	238

14.1.1 The Creation of DC-Glow-Discharges Summary of Electron/Gas-Atom and Electron/ Gas-Molecule Inelastic-Collision Events			
14.1.2 The Structure of Self-Sustaining Discharges and Their Dark-Spaces			
<b>14.2 RADIO-FREQUENCY (RF) GLOW-DISCHARGES</b>	<b>243</b>		
<b>14.3 HIGH-DENSITY PLASMAS</b>	<b>244</b>		
<b>REFERENCES</b>	<b>245</b>		
<b>PROBLEMS</b>	<b>245</b>		
<b>Chap. 15 - ALUMINUM THIN-FILMS AND SPUTTER-DEPOSITION FOR ULSI</b>	<b>247</b>		
<b>15.1 ALUMINUM THIN-FILMS IN ULSI</b>	<b>248</b>		
<b>15.2 SPUTTER-DEPOSITION FOR ULSI</b>	<b>249</b>		
<b>15.3 STEPS OF THE SPUTTER-DEPOSITION PROCESS</b>	<b>249</b>		
<b>15.4 THE PHYSICS OF SPUTTERING</b>	<b>249</b>		
15.4.1 The Billiard-Ball Model of Sputtering			
15.4.2 Sputter-Yield			
15.4.3 Selection Criteria for Process Conditions and Sputter-Gas Type			
15.4.4 Secondary-Electron Production for Sustaining the Glow-Discharge			
15.4.5 Sputter-Deposited Film Growth			
15.4.6 Species That Strike the Wafer During Film Deposition			
<b>15.5 MAGNETRON SPUTTERING</b>	<b>253</b>		
15.5.1 Magnetron Sputter-Sources for ULSI Evolution of Planar-Circular Sputtering-Sources Deposition-Rate and Thickness Uniformity with Circular Planar-Magnetrons			
<b>15.6 SPUTTER-DEPOSITION EQUIPMENT</b>	<b>256</b>		
15.6.1 The Components of Sputtering Systems Vacuum-Pumps for Sputtering Systems Power-Supplies for Sputtering Systems			
15.6.2 Commercial Sputtering Systems for 150-mm Wafers			
15.6.3 Sputtering Systems for 200-mm and 300-mm Wafers			
<b>15.7 SPUTTER-PROCESS CONSIDERATIONS</b>	<b>258</b>		
15.7.1 Sputter-Deposition of Alloy Films			
15.7.2 Effects on the Sputter-Process of the Transport of Vaporized Atoms between the Target and Substrate			
15.7.3 Faceting			
15.7.4 Particle-Generation in Sputtering			
15.7.5 Reactive-Sputtering			
<b>15.8 STEP-COVERAGE AND VIA/CONTACT- HOLE FILLING BY SPUTTERING</b>	<b>261</b>		
15.8.1 Sputter-Deposition of Barrier-Layer- Films into Contact-Holes and Vias Sputter-Deposition with Collimators Long-Throw Collimated Sputtering Ionized-Sputter Deposition			
<b>15.9 METAL FILM-THICKNESS MEASUREMENTS</b>	<b>265</b>		
<b>REFERENCES</b>	<b>266</b>		
<b>PROBLEMS</b>	<b>266</b>		
<b>Chap. 16 - CHEMICAL VAPOR DEPOSITION OF AMORPHOUS &amp; POLYCRYSTALLINE THIN-FILMS</b>	<b>269</b>		
<b>16.1 BASIC ASPECTS OF CHEMICAL VAPOR DEPOSITION</b>	<b>270</b>		
16.1.1 Simplified CVD Film-Growth Model			
<b>16.2 CVD SYSTEMS</b>	<b>273</b>		
16.2.1 Components of CVD Systems			
16.2.2 Gas-Sources & Delivery-Systems for CVD			
16.2.3 Heating-Sources for CVD Reaction-Chambers			
16.2.4 Terminology of CVD-Reactor Design			
16.2.5 Atmospheric-Pressure-CVD Reactors			
16.2.6 Low-Pressure-CVD (LPCVD) Reactors Horizontal LPCVD Batch Reactors (Hot-Wall)			
16.2.7 Plasma-Enhanced CVD: Physics, Chemistry, & Reactor Designs Parallel-Plate, Cold-Wall Batch PECVD Reactors Mini-Batch, Radial Cold-Wall PECVD Reactors Single-Wafer, Cold-Wall PECVD Reactors			
<b>16.3 POLYCRYSTALLINE SILICON: PROPERTIES AND CVD-METHODS</b>	<b>286</b>		
16.3.1 Properties of Polysilicon Thin Films Physical & Mechanical Properties of Poly-Si Electrical Properties of Polysilicon			

14.1.1 The Creation of DC-Glow-Discharges Summary of Electron/Gas-Atom and Electron/ Gas-Molecule Inelastic-Collision Events		
14.1.2 The Structure of Self-Sustaining Discharges and Their Dark-Spaces		
<b>14.2 RADIO-FREQUENCY (RF) GLOW-DISCHARGES</b>	<b>243</b>	
<b>14.3 HIGH-DENSITY PLASMAS</b>	<b>244</b>	
<b>REFERENCES</b>	<b>245</b>	
<b>PROBLEMS</b>	<b>245</b>	
<b>Chap. 15 - ALUMINUM THIN-FILMS AND SPUTTER-DEPOSITION FOR ULSI</b>	<b>247</b>	
<b>15.1 ALUMINUM THIN-FILMS IN ULSI</b>	<b>248</b>	
<b>15.2 SPUTTER-DEPOSITION FOR ULSI</b>	<b>249</b>	
<b>15.3 STEPS OF THE SPUTTER-DEPOSITION PROCESS</b>	<b>249</b>	
<b>15.4 THE PHYSICS OF SPUTTERING</b>	<b>249</b>	
15.4.1 The Billiard-Ball Model of Sputtering		
15.4.2 Sputter-Yield		
15.4.3 Selection Criteria for Process Conditions and Sputter-Gas Type		
15.4.4 Secondary-Electron Production for Sustaining the Glow-Discharge		
15.4.5 Sputter-Deposited Film Growth		
15.4.6 Species That Strike the Wafer During Film Deposition		
<b>15.5 MAGNETRON SPUTTERING</b>	<b>253</b>	
15.5.1 Magnetron Sputter-Sources for ULSI Evolution of Planar-Circular Sputtering-Sources Deposition-Rate and Thickness Uniformity with Circular Planar-Magnetrons		
<b>15.6 SPUTTER-DEPOSITION EQUIPMENT</b>	<b>256</b>	
15.6.1 The Components of Sputtering Systems Vacuum-Pumps for Sputtering Systems Power-Supplies for Sputtering Systems		
15.6.2 Commercial Sputtering Systems for 150-mm Wafers		
15.6.3 Sputtering Systems for 200-mm and 300-mm Wafers		
<b>15.7 SPUTTER-PROCESS CONSIDERATIONS</b>	<b>258</b>	
15.7.1 Sputter-Deposition of Alloy Films		
15.7.2 Effects on the Sputter-Process of the Transport of Vaporized Atoms between the Target and Substrate		
15.7.3 Faceting		
15.7.4 Particle-Generation in Sputtering		
15.7.5 Reactive-Sputtering		
<b>15.8 STEP-COVERAGE AND VIA/CONTACT- HOLE FILLING BY SPUTTERING</b>	<b>261</b>	
15.8.1 Sputter-Deposition of Barrier-Layer- Films into Contact-Holes and Vias Sputter-Deposition with Collimators Long-Throw Collimated Sputtering Ionized-Sputter Deposition		
<b>15.9 METAL FILM-THICKNESS MEASUREMENTS</b>	<b>265</b>	
<b>REFERENCES</b>	<b>266</b>	
<b>PROBLEMS</b>	<b>266</b>	
<b>Chap. 16 - CHEMICAL VAPOR DEPOSITION OF AMORPHOUS &amp; POLYCRYSTALLINE THIN-FILMS</b>	<b>269</b>	
<b>16.1 BASIC ASPECTS OF CHEMICAL VAPOR DEPOSITION</b>	<b>270</b>	
16.1.1 Simplified CVD Film-Growth Model		
<b>16.2 CVD SYSTEMS</b>	<b>273</b>	
16.2.1 Components of CVD Systems		
16.2.2 Gas-Sources & Delivery-Systems for CVD		
16.2.3 Heating-Sources for CVD Reaction-Chambers		
16.2.4 Terminology of CVD-Reactor Design		
16.2.5 Atmospheric-Pressure-CVD Reactors		
16.2.6 Low-Pressure-CVD (LPCVD) Reactors Horizontal LPCVD Batch Reactors (Hot-Wall)		
16.2.7 Plasma-Enhanced CVD: Physics, Chemistry, & Reactor Designs Parallel-Plate, Cold-Wall Batch PECVD Reactors Mini-Batch, Radial Cold-Wall PECVD Reactors Single-Wafer, Cold-Wall PECVD Reactors		
<b>16.3 POLYCRYSTALLINE SILICON: PROPERTIES AND CVD-METHODS</b>	<b>286</b>	
16.3.1 Properties of Polysilicon Thin Films Physical & Mechanical Properties of Poly-Si Electrical Properties of Polysilicon		

<b>18.5 RESIST PROCESSING SYSTEMS</b>	<b>337</b>		
<b>REFERENCES</b>	<b>339</b>		
<b>PROBLEMS</b>	<b>339</b>		
<b>Chap. 19 LITHOGRAPHY II: IMAGE FORMATION AND OPTICAL HARDWARE</b>	<b>341</b>		
<b>19.1 PRELIMINARIES: WAVE-MOTION AND THE BEHAVIOR OF LIGHT</b>	<b>342</b>		
19.1.1 Refraction and Diffraction of Light			
<b>19.2 RESOLUTION IN MICROLITHOGRAPHY APPLICATIONS</b>	<b>346</b>		
19.2.1 Depth of Focus			
19.2.2 Definition of Lithographic Resolution			
<b>19.3 LIGHT-SOURCES FOR LITHOGRAPHY</b>	<b>348</b>		
19.3.1 Mercury-Arc Lamps Arc-Lamp Illumination Systems			
19.3.2 Excimer-Laser DUV Light-Sources			
<b>19.4 LITHOGRAPHIC EXPOSURE TOOLS</b>	<b>350</b>		
19.4.1 Contact-Printing			
19.4.2 Proximity-Printing			
<b>19.5 PROJECTION-PRINTERS</b>	<b>351</b>		
19.5.1 Scanning Projection-Printing			
19.5.2 Step-and-Repeat Projection-Printing			
19.5.3 Step-and-Scan Projection-Printing			
<b>19.6 OVERLAY AND WAFER-STAGES</b>			
<b>19.7 OFF-AXIS ILLUMINATION</b>	<b>355</b>		
<b>REFERENCES</b>	<b>357</b>		
<b>PROBLEMS</b>	<b>357</b>		
<b>Chap. 20 - LITHOGRAPHY III: PHOTOMASKS AND NEXT-GENERATION LITHO (NGL)</b>	<b>359</b>		
<b>20.1 MASK (or RETICLE) FABRICATION</b>	<b>359</b>		
20.1.1 Terminology and History of Photomasks			
20.1.2 Fabrication of Photomasks Glass Quality and Preparation Glass-Coating (Chrome) Mask Imaging (Resist Application and Processing) Pattern-Generation			
20.1.3 Mask and Reticle Defects and Their Detection and Repair			
			Repairing Defects in Masks & Reticles
			20.1.4 Pellicles
			20.1.5 Critical-Dimension and Registration Inspection of Masks & Reticles
			20.1.6 Storage, Transport, Loading of Reticles
			<b>20.2 RESOLUTION-ENHANCEMENT TECHNIQUES (RET)</b>
			20.2.1 Optical Proximity Correction (OPC)
			20.2.2 Phase-Shift Masks (PSM)
			<b>20.3 MICROLITHOGRAPHY TRENDS</b>
			20.3.1 The Limits of Optical-Lithography
			<b>20.4 NEXT-GENERATION LITHOGRAPHIC TECHNOLOGIES (NGL)</b>
			20.4.1 Extreme Ultra-Violet Projection-Lithography (EUV)
			20.4.2 Electron-Beam Projection-Lithography
			<b>REFERENCES</b>
			<b>378</b>
			<b>PROBLEMS</b>
			<b>379</b>
			<b>Chap. 21 - TERMINOLOGY OF ETCHING AND WET-CHEMICAL ETCHING</b>
			<b>381</b>
			<b>21.1 THE TERMINOLOGY OF ETCHING</b>
			<b>382</b>
			<b>21.2 ETCH PARAMETERS</b>
			21.2.1 Etch-Rate
			21.2.2 Etch-Rate Uniformity
			21.2.3 Etch Profile
			21.2.4 Selectivity
			21.2.5 Etch Bias
			<b>21.3 WET-ETCHING TECHNOLOGY</b>
			21.3.1 Wet-Etching Silicon
			21.3.2 Wet-Etching Silicon Dioxide
			21.3.3 Wet-Etching Silicon Nitride
			21.3.4 Wet-Etching Aluminum
			<b>REFERENCES</b>
			<b>389</b>
			<b>PROBLEMS</b>
			<b>389</b>
			<b>Chap. 22 - DRY ETCHING FOR ULSI</b>
			<b>391</b>
			<b>22.1 TYPES OF DRY-ETCHING PROCESSES</b>
			<b>392</b>
			<b>22.2 THE PHYSICS AND CHEMISTRY</b>

OF PLASMA-ETCHING	393	22.9.1 HDP Sources in ULSI Fabrication	
22.2.1 The Reactive-Gas Glow Discharge		22.9.2 Electrostatic Chucks	
22.2.2 Electrical Aspects of Glow Discharges		<b>22.10 DAMAGE FROM DRY-ETCHING</b>	<b>414</b>
22.2.3 Heterogeneous Reaction Considerations		22.10.1 Oxide Damage During Polysilicon or	
22.2.4 Parameter Control in Plasma Processes		Metal-Etch Processes	
<b>22.3 ETCHING SILICON AND SILICON DIOXIDE</b>		<b>REFERENCES</b>	<b>415</b>
<b>IN FLUOROCARBON PLASMAS</b>	<b>396</b>	<b>PROBLEMS</b>	<b>415</b>
The Etching of Silicon by Molecular Fluorine		<b>Chap. 23 - CHEMICAL-MECHANICAL</b>	
Dry-Etching Silicon with O <sub>2</sub> Added to		<b>POLISHING (CMP)</b>	<b>417</b>
CF <sub>4</sub> Plasmas		<b>23.1 THE HISTORY OF CMP</b>	<b>418</b>
Dry-Etching Silicon with H <sub>2</sub> Added to		<b>23.2 THE MECHANISMS OF CMP</b>	<b>419</b>
CF <sub>4</sub> Plasmas		23.2.1 Metal CMP Mechanisms	
Dry-Etching SiO <sub>2</sub> with CF <sub>4</sub> Plasmas		23.2.2 Silicon Dioxide CMP Mechanisms	
<b>22.4 ANISOTROPIC ETCH MECHANISMS</b>	<b>399</b>	23.2.3 CMP of Low-k Dielectrics	
<b>22.5 DRY-ETCHING OF VARIOUS</b>		<b>23.3 CMP EQUIPMENT</b>	<b>422</b>
<b>MATERIALS IN ULSI PROCESSING</b>	<b>401</b>	<b>23.4 CMP POLISHING TOOLS</b>	<b>423</b>
22.5.1 Dry-Etching of Silicon Dioxide (SiO <sub>2</sub> )		<b>23.5 CMP POLISHING PADS</b>	<b>425</b>
Shaping the Sidewalls of Contact-Holes		<b>23.6 CMP CONSUMABLES (SLURRIES)</b>	<b>428</b>
and Vias by Dry-Etching		23.6.1 Slurry-Distribution Systems	
Via-Veil-Removal After Via-Etching		<b>23.7 CMP ENDPOINT DETECTION</b>	<b>430</b>
22.5.2 Dry-Etching of Silicon Nitride		<b>23.8 CLEANING ISSUES IN CMP</b>	<b>431</b>
22.5.3 Dry-Etching of Polysilicon		<b>23.9 CMP METROLOGY</b>	<b>432</b>
22.5.4 Dry-Etching Aluminum		<b>23.10 DISHING PROBLEMS IN CMP</b>	<b>433</b>
and Aluminum Alloys		<b>23.11 THICKNESS NON-UNIFORMITY</b>	
Dry-Etching of Al:Cu Alloys		<b>WITHIN A WAFER AFTER CMP</b>	<b>434</b>
Post-Dry-Etch Aluminum Corrosion		<b>23.12 ECONOMIC CONSIDERATIONS:</b>	
22.5.5 Dry-Etching of Organic Films		<b>THROUGHPUT AND COST OF OWNERSHIP</b>	<b>435</b>
<b>22.6 PROCESS MONITORING:</b>		<b>REFERENCES</b>	<b>435</b>
<b>ENDPOINT DETECTION</b>	<b>408</b>	<b>PROBLEMS</b>	<b>435</b>
22.6.1 Laser Interferometry & Laser Reflectance		<b>Chap. 24 - MULTILEVEL-INTERCONNECTS:</b>	
22.6.2 Optical-Emission Spectroscopy		<b>COPPER, LOW-k DIELECTRIC &amp; DAMASCENE</b>	<b>437</b>
<b>22.7 BATCH DRY-ETCH EQUIPMENT</b>		<b>24.1 THE NEED FOR MULTILEVEL-</b>	
<b>CONFIGURATIONS</b>	<b>409</b>	<b>INTERCONNECT TECHNOLOGY</b>	<b>437</b>
22.7.1 Barrel Etchers		24.1.1 Interconnect Limitations of ULSI	
22.7.2 Parallel Electrode (Planar) Reactors		24.1.2 Terminology of Multilevel-	
22.7.3 Cylindrical Batch Etch Reactors:		Interconnect Structures	
(Hexode Etchers)		<b>24.2 COPPER FOR ULSI INTERCONNECTS</b>	<b>440</b>
<b>22.8 SINGLE-WAFER ETCHERS</b>	<b>412</b>	24.2.1 Process Integration Issues of Copper	
22.8.1 Single-Wafer Parallel-Plate Reactors		24.2.2 Electroplating of Copper	
22.8.2 Magnetic-Enhanced Reactive Ion Etchers			
(MERIE)			
<b>22.9 HIGH-DENSITY PLASMA SOURCES</b>	<b>414</b>		

<b>24.3 LOW-<i>k</i> DIELECTRICS</b>	<b>444</b>	SPECTROSCOPY (XES)	<b>468</b>
24.3.1 Process-Integration of Low- <i>k</i> Dielectrics		<b>25.10 X-RAY PHOTOELECTRON SPECTROSCOPY (XPS, ESCA)</b>	<b>469</b>
24.3.2 First Gen Low- <i>k</i> Dielectrics ( $2.8 < k < 3.5$ )		<b>25.11 X-RAY FLUORESCENCE (XRF)</b>	<b>469</b>
24.3.3 Second-Gen Low- <i>k</i> Dielectrics: ( $2.5 < k < 2.8$ )		<b>25.12 ION-BEAM-EXCITED COMPOSITIONAL ANALYSIS</b>	<b>470</b>
2 <sup>nd</sup> -Gen Spin-On Dielectrics with $2.5 < k < 2.8$		<b>25.13 SECONDARY-ION MASS-SPECTROSCOPY (SIMS)</b>	<b>470</b>
2 <sup>nd</sup> Gen-CVD Dielectrics with $2.5 < k < 2.8$		25.13.1 Laser Ionization Mass Spectroscopy (LIMS) and Time of Flight SIMS (TOF)	
24.3.4 Ultra-Low- <i>k</i> Dielectrics ( $k < 2.0$ )		<b>25.14 FOCUSED-ION-BEAM ANALYSIS</b>	<b>472</b>
<b>24.4 DAMASCENE &amp; DUAL-DAMASCENE INTERCONNECT STRUCTURES</b>	<b>449</b>	<b>REFERENCES</b>	<b>473</b>
<b>REFERENCES</b>	<b>452</b>	<b>PROBLEMS</b>	<b>473</b>
<b>PROBLEMS</b>	<b>452</b>		
<b>Chap. 25 - MATERIALS CHARACTERIZATION TECHNIQUES</b>	<b>455</b>		
<b>25.1 WHAT IS BEING DETECTED, AND HOW IS IT DONE?</b>	<b>456</b>	<b>Chap. 26 - WAFER AND CHIP TESTING</b>	<b>475</b>
25.1.1 Energy Regimes and Energy Levels in Materials Characterization		<b>26.1 PURPOSE AND PHILOSOPHY OF TESTING INTEGRATED CIRCUITS</b>	<b>475</b>
25.1.2 Definitions of Material Characterization Terminology		<b>26.2 IN-LINE PARAMETRIC TESTING</b>	<b>476</b>
25.1.3 Vacuum Requirements of Compositional Analysis		<b>26.3 WAFER SORT</b>	<b>478</b>
<b>25.2 MICROSCOPY FOR ANALYZING IC FEATURES</b>	<b>458</b>	26.3.1 Wafer-Sort Test Procedure	
<b>25.3 OPTICAL MICROSCOPES</b>	<b>458</b>	<b>26.4 BURN-IN</b>	<b>479</b>
25.3.1 Resolution, Magnification, and Numerical Aperture		<b>26.5 FINAL FUNCTIONAL TESTING</b>	<b>480</b>
25.3.2 Brightfield & Darkfield Illumination		<b>26.6 BINNING</b>	<b>480</b>
25.3.3 Television System Interface Capability		<b>26.7 MARK, PACK, AND SHIP</b>	<b>481</b>
<b>25.4 SCANNING ELECTRON MICROSCOPY (SEM)</b>	<b>460</b>	<b>REFERENCES</b>	<b>481</b>
25.4.1 Production & Failure Analysis SEMs		<b>PROBLEMS</b>	<b>481</b>
<b>25.5 TRANSMISSION ELECTRON MICROSCOPY</b>	<b>463</b>		
25.5.1 Sample Preparation		<b>Chap. 27 - ASSEMBLY &amp; PACKAGING</b>	<b>483</b>
<b>25.6 ATOMIC-FORCE MICROSCOPY (AFM)</b>	<b>464</b>	<b>27.1 DIE SEPARATION</b>	<b>484</b>
<b>25.7 ELECTRON/X-RAY COMPOSITIONAL ANALYSIS TECHNIQUES</b>	<b>466</b>	<b>27.2 DIE-ATTACH</b>	<b>485</b>
<b>25.8 AUGER EMISSION SPECTROSCOPY (AES)</b>	<b>466</b>	27.2.1 Die-Attach-Related Reliability Issues	
<b>25.9 X-RAY EMISSION SPECTROSCOPY (XES)</b>	<b>468</b>	27.2.2 Die-Attach Materials	
		27.2.3 Die Attach Equipment	
		<b>27.3 BOND-PAD/PACKAGE CONNECTIONS</b>	<b>487</b>
		27.3.1 Wire Bonding	
		27.3.2 Wire Bond Spacing	
		27.3.3 Tape Automated Bonding (TAB)	
		27.3.4 Flip-Chip Bonding	
		<b>27.4 INTRODUCTION TO CHIP PACKAGES</b>	<b>492</b>

<b>27.5 PACKAGING TECHNOLOGY I: HERMETIC PACKAGES (CERAMIC)</b>	<b>493</b>		
<b>27.6 PACKAGING TECHNOLOGY II: PLASTIC PACKAGES</b>	<b>494</b>		
27.6.1 Plastic Package Reliability Problems			
<b>27.7 ULSI PACKAGE TYPES</b>	<b>497</b>		
27.7.1 Through-Hole (TH) IC Packages			
27.7.2 Surface Mount (SM) IC Packages			
<b>27.8 TRENDS IN ULSI IC PACKAGES</b>	<b>499</b>		
27.8.1 Packageless Technologies			
<b>REFERENCES</b>	<b>500</b>		
<b>PROBLEMS</b>	<b>500</b>		
<b>Chap. 28 - WAFER-FAB OPERATIONS AND YIELD</b>	<b>503</b>		
<b>28.1 WAFER-FAB OPERATING COSTS</b>	<b>504</b>		
28.1.1 Overhead-Costs			
28.1.2 Materials Costs			
28.1.3 Equipment Costs			
28.1.4 Labor Costs			
<b>28.2 WAFER-FAB LAYOUT AND WAFER-TRANSPORT</b>	<b>505</b>		
<b>28.3 STRATEGIES FOR IMPROVING THE EFFICIENCY OF IC-MANUFACTURING</b>	<b>507</b>		
28.3.1 The Economic Impact of Wafer-Size			
28.3.2 IC Fabrication-Yield			
Definition of Yield			
Definition of a Yield Model			
28.3.3 Basic Mathematical Yield-Models			
28.3.4 Yield-Models for Large-Die-Size ICs			
28.3.5 Defect-Detection and Analysis			
<b>28.4 YIELD-MANAGEMENT AND THE “LEARNING-CURVE”</b>	<b>511</b>		
28.4.1 Yield Ramps			
Yield Ramps - Stage-1			
Yield Ramps - Stage-2			
Yield Ramps - Stage-3			
Yield Ramps - Stage-4			
Yield Ramps - Stage-5			
The Time-Compression of Yield-Ramps			
28.4.2 Statistical Process-Control			
<b>28.5 ORGANIZATIONAL STAFFING OF WAFER FABS</b>	<b>514</b>		
<b>REFERENCES</b>	<b>515</b>		
<b>PROBLEMS</b>	<b>515</b>		
<b>Chap. 29 - ENVIRONMENTAL, HEALTH, AND SAFETY ISSUES</b>	<b>517</b>		
<b>29.1 SAFETY RECORD OF THE SEMICONDUCTOR INDUSTRY</b>	<b>517</b>		
<b>29.2 SAFETY-HAZARDS IN WAFER FABS</b>	<b>518</b>		
Hazardous Materials & Physical Conditions			
Hazardous Work Operations			
<b>29.3 GENERAL SAFETY PROCEDURES</b>	<b>518</b>		
Warning Labels			
Hazard Information Labels			
Material Safety Data Sheets			
<b>29.4 HAZARDOUS PROCESS GASES</b>	<b>520</b>		
29.4.1 Reducing Toxic-Gas Hazards			
<b>29.5 HAZARDOUS PROCESS CHEMICALS</b>	<b>522</b>		
Handling Corrosive Chemicals			
Handling Solvents			
Hydrofluoric Acid			
<b>29.6 ELECTRIC SHOCK HAZARDS AND ION-IMPLANTER SAFETY</b>	<b>523</b>		
<b>29.7 WAFER-FAB RADIATION HAZARDS</b>	<b>524</b>		
DUV Laser-Light Sources			
X-Ray Radiation			
<b>29.8 FIRES IN WAFER FABS</b>	<b>525</b>		
<b>29.9 ENVIRONMENTAL SAFETY ISSUES</b>			
29.9.1 Scrubbed Exhaust Systems			
Combustion Reactors			
Scrubbers			
29.9.2 Chemical Recycling			
29.9.3 Perfluorocarbon Compounds (Global Warming Gases)			
<b>REFERENCES</b>	<b>528</b>		
<b>PROBLEMS</b>	<b>528</b>		

***APPENDICES***

<b>APPENDIX A - MODELING THERMAL OXIDATION OF SILICON</b>	<b>529</b>
<b>APPENDIX B - MATHEMATICAL MODELS OF DIFFUSION IN SILICON</b>	<b>535</b>
<b>APPENDIX C - MODELING OF IMPURITY- PROFILES OF IMPLANTED IONS</b>	<b>543</b>
<b>APPENDIX D - MATHEMATICAL MODELING OF CVD-PROCESSES</b>	<b>547</b>
<b>APPENDIX E - ARRHENIUS BEHAVIOR</b>	<b>550</b>
<b>APPENDIX F - ERROR-FUNCTION (<i>erf</i>) TABLES</b>	<b>551</b>
 <b><i>INDEX</i></b>	 <b>553</b>